








TITLE	SHEET 2 OF 3	SIZE CODE	NUMBER	REV
MEMORY		B DD	MM8-E	A



FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM
MMS-EJ				
UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES TOLERANCES				
DECIMALS	ANGLES	DATE		
XXX ±.00	XX ±.00	DATE	TITLE	
XX ±.01	XX ±.00	DATE	BLOCK DIAGRAM	
XX ±.02	XX ±.00	DATE	TIMING	
XX ±.03	XX ±.00	DATE	(MMS-EJ)	
XX ±.04	XX ±.00	DATE		
XX ±.05	XX ±.00	DATE		
XX ±.06	XX ±.00	DATE		
XX ±.07	XX ±.00	DATE		
XX ±.08	XX ±.00	DATE		
XX ±.09	XX ±.00	DATE		
XX ±.10	XX ±.00	DATE		
XX ±.11	XX ±.00	DATE		
XX ±.12	XX ±.00	DATE		
XX ±.13	XX ±.00	DATE		
XX ±.14	XX ±.00	DATE		
XX ±.15	XX ±.00	DATE		
XX ±.16	XX ±.00	DATE		
XX ±.17	XX ±.00	DATE		
XX ±.18	XX ±.00	DATE		
XX ±.19	XX ±.00	DATE		
XX ±.20	XX ±.00	DATE		
XX ±.21	XX ±.00	DATE		
XX ±.22	XX ±.00	DATE		
XX ±.23	XX ±.00	DATE		
XX ±.24	XX ±.00	DATE		
XX ±.25	XX ±.00	DATE		
XX ±.26	XX ±.00	DATE		
XX ±.27	XX ±.00	DATE		
XX ±.28	XX ±.00	DATE		
XX ±.29	XX ±.00	DATE		
XX ±.30	XX ±.00	DATE		
XX ±.31	XX ±.00	DATE		
XX ±.32	XX ±.00	DATE		
XX ±.33	XX ±.00	DATE		
XX ±.34	XX ±.00	DATE		
XX ±.35	XX ±.00	DATE		
XX ±.36	XX ±.00	DATE		
XX ±.37	XX ±.00	DATE		
XX ±.38	XX ±.00	DATE		
XX ±.39	XX ±.00	DATE		
XX ±.40	XX ±.00	DATE		
XX ±.41	XX ±.00	DATE		
XX ±.42	XX ±.00	DATE		
XX ±.43	XX ±.00	DATE		
XX ±.44	XX ±.00	DATE		
XX ±.45	XX ±.00	DATE		
XX ±.46	XX ±.00	DATE		
XX ±.47	XX ±.00	DATE		
XX ±.48	XX ±.00	DATE		
XX ±.49	XX ±.00	DATE		
XX ±.50	XX ±.00	DATE		

NOTES:
1. UNLESS OTHERWISE SPECIFIED, ALL RESISTORS TO BE 150Ω



- AC2, AC1
- AF2, AF1
- AN2, AN1
- AT2, AT1
- BC2, BC1
- BF2, BF1
- BN2, BN1
- CC2, CC1
- CF2, CF1
- CH2, CH1
- CT2, CT1
- DC2, DC1
- DF2, DF1
- DN2, DN1
- DT2, DT1


IC PIN LOCATIONS	JUMPER LIST
IC DEC 330	1 8
IC DEC 342	16 40
IC DEC 344	16 40
IC DEC 345	16 40
IC DEC 346	16 40
IC DEC 347	16 40
IC DEC 348	16 40
IC DEC 349	16 40
IC DEC 350	16 40
IC DEC 351	16 40
IC DEC 352	16 40
IC DEC 353	16 40
IC DEC 354	16 40
IC DEC 355	16 40
IC DEC 356	16 40
IC DEC 357	16 40
IC DEC 358	16 40
IC DEC 359	16 40
IC DEC 360	16 40
IC DEC 361	16 40
IC DEC 362	16 40
IC DEC 363	16 40
IC DEC 364	16 40
IC DEC 365	16 40
IC DEC 366	16 40
IC DEC 367	16 40
IC DEC 368	16 40
IC DEC 369	16 40
IC DEC 370	16 40
IC DEC 371	16 40
IC DEC 372	16 40
IC DEC 373	16 40
IC DEC 374	16 40
IC DEC 375	16 40
IC DEC 376	16 40
IC DEC 377	16 40
IC DEC 378	16 40
IC DEC 379	16 40
IC DEC 380	16 40
IC DEC 381	16 40
IC DEC 382	16 40
IC DEC 383	16 40
IC DEC 384	16 40
IC DEC 385	16 40
IC DEC 386	16 40
IC DEC 387	16 40
IC DEC 388	16 40
IC DEC 389	16 40
IC DEC 390	16 40
IC DEC 391	16 40
IC DEC 392	16 40
IC DEC 393	16 40
IC DEC 394	16 40
IC DEC 395	16 40
IC DEC 396	16 40
IC DEC 397	16 40
IC DEC 398	16 40
IC DEC 399	16 40
IC DEC 400	16 40

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
1	C32	CAP 390PF 50V 5%	100143	4.2
1	C26	CAP .15UF 35V 20% STANT	1002150	4.4
1	R95	RES 5K 1/4W 5%	1002150	4.3
1	R97	RES 34.8K 1/8W 1%	1002150	4.2
2		SPLIT LUG	1002150	4.1
A/R	W2, W3	WIRE #24 AWG 1/4" C, 5/16" B, 3/16" A	1010450-00	4.0
10	E1, E19, E29, E34, E35, E36, E37, E38, E39, E40, E41, E42, E43, E44, E45, E46, E47, E48, E49, E50, E51, E52, E53, E54, E55, E56, E57, E58, E59, E60, E61, E62, E63, E64, E65, E66, E67, E68, E69, E70	IC DEC 342	19-10046	39
1	E38	IC DEC 344	19-10054	38
5	E13, E28, E37, E54, E35	IC DEC 74119	19-09957	37
10	E34, E42, E44, E51, E50, E56	RES 10Ω ; CAP 150pF	1911200	36
10	E3, E4, E9, E19, E29			35
20	E28, E29, E30, E31, E32, E33, E34, E35, E36, E37, E38, E39, E40, E41, E42, E43, E44, E45, E46, E47, E48, E49, E50, E51, E52, E53, E54, E55, E56, E57, E58, E59, E60, E61, E62, E63, E64, E65, E66, E67, E68, E69, E70	IC TRANSFORMER	16-09954	34
20	E78, E47, E53, E57, E58	IC XSTR DEC 4008 - Y, T, CR X	15-10015	33
4	R2, R3, R4, R5	XSTR 2N252	15-09649	32
2	R1, R7	XSTR 2N258	15-05321	31
2	R11, R5	XSTR DEC 6534B	15-03409-01	30
1	R19	XSTR DEC 30088-5	15-03100	29
3	R4, R6, R12	XSTR DEC 1008-5	15-02155	28
2	R32, R33	RES 4.7K 1/4W 5%	13-09447	27
4	R16, R17, R26, R27	RES 10.0K 1/4W 5% NEPHYLUM	13-10032	26
2	R18, R28	RES 750 1W 5%	13-02395	25
4	R6, R9, R13, R14	RES 880 1/4W 5%	13-01424	24
16	R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12	RES 100 1/4W 5%	13-01322	23
4	R7, R8, R11, R12	RES 3.9K 1/4W 5%	13-00444	22
5	R14, R15, R24, R25, R24	RES 1.5K 1/4W 5%	13-00381	21
1	R21	RES 470 1/2W 5%	13-00315	20
3	R20, R22, R23	RES 330 1/4W 5%	13-00295	19
1	R25	RES 14.7K 1/8W 1%	13-02241	18
26	R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100	RES 150 1/4W 5%	13-00250	17
2	R23, R30	RES 100 1/4W 5%	13-00223	16
1	R19	RES 68 1/4W 5%	13-00215	15
5	R1, R2, R3, R4, R5, R6	RES 4.1 1/2W 5%	13-11220	14
4		HEAT SINK	12-10001	13
9	R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100	DIODE 1N4148	11-00114	12
12	R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100	DIODE 1N4148	11-00114	11
1	C28	CAP 680PF 100V 5% TM	10-00064	10
3	C27, C34, C31	CAP 0.01UF 15V 15-20%	10-09678	9
2	C36, C37	CAP 20UF 50V -10 5%	10-02839	8
1	C1 THRU C22, C30			7
25	C35, C38	CAP 0.01UF 100V 20% DISC	10-01610	6
3	C23, C24, C25	CAP 30UF 10V 10% STANT	10-00076	5
2	C28, C33	CAP 30UF 100V 5% TM	10-00010	4
4	E14, E18, E29, E35	IC DEC 330	19-10001	3
1	5009837	ETCHED CIRCUIT BOARD	5009837	2
RET		MODIFY FOR HISTORY	B-MH-5233-0-5	1
RET		ASSY/DRILLING HOLE LAYOUT	B-MH-5233-0-5	1
RET		X-Y COORDINATE HOLE LOCATION	K-CO-5233-0-4	1

FIRST USED ON	ETCH BOARD REV	PARTS LIST	PART NO.	ITEM NO.
PDP-8/E	E			
DATE	REV	BY	CHKD	DATE
11/22/72	1	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	2	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	3	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	4	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	5	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	6	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	7	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	8	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	9	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	10	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	11	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	12	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	13	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	14	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	15	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	16	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	17	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	18	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	19	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	20	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	21	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	22	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	23	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	24	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	25	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	26	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	27	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	28	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	29	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	30	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	31	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	32	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	33	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	34	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	35	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	36	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	37	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	38	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	39	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11/22/72	40	W. J. B. REGAN	W. J. B. REGAN	11/22/72

REV	DATE	BY	CHKD	DATE
1	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
2	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
3	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
4	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
5	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
6	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
7	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
8	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
9	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
10	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
11	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
12	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
13	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
14	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
15	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
16	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
17	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
18	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
19	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
20	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
21	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
22	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
23	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
24	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
25	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
26	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
27	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
28	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
29	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
30	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
31	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
32	11/22/72	W. J. B. REGAN	W. J. B. REGAN	11/22/72
33	11/22/72	W. J. B. REGAN	W. J. B. REGAN	


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.



REVISIONS		
CHG.	CHANGE NO.	REV.

FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
PARTS LIST				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES TOLERANCES		DRN <i>W. Davis</i> DATE 1-31-72	digital EQUIPMENT CORPORATION MAYFIELD MASSACHUSETTS	
DECIMALS	ANGLES	CHK'D <i>W. Davis</i> DATE 1-31-72		
.XXX - .005	±0° 30'	ENG. <i>W. Coates</i> DATE 3/29/72	TITLE BK X-Y	
.XX - .02		PROJ. ENGR. <i>W. Coates</i> DATE 3/29/72		
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY		PROD. <i>R. F. am</i> DATE 3-31-72		
MATERIAL	NEXT HIGHER ASSY.	SIZE CODE	NUMBER	REV.
FINISH	SCALE	D CS	6233-9-1	<i>HS</i>
SHEET 2 OF 5		DIST.		



This drawing and components herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part or in the manufacture or sale of parts without written permission.



REV.	CHG. NO.	REVISIONS

FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
PARTS LIST				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES. TOLERANCES		DRN <i>M. Davis</i>	DATE 1-31-72	digital EQUIPMENT CORPORATION MAYNARD MASSACHUSETTS
DECIMALS	ANGLES	CHK'D <i>W. Coates</i>	DATE 1-31-72	
.XXX - .008	±0° 30'	ENG. <i>W. Coates</i>	DATE 3/27/72	
.XX - .02		PROJ. ENG. <i>W. Coates</i>	DATE 3/27/72	
.X - .1		PROD. <i>R.K. Coates</i>	DATE 3-31-72	TITLE BK X-Y
MATERIAL	NEXT HIGHER ASSY.		SIZE CODE	NUMBER
FINISH	SCALE NONE		D CS	9233-B-1
SHEET 3 OF 5		DIST.		REV. <i>MS</i>


This drawing and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.



REVISIONS		
CHK.	CHANGE NO.	REV.


FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
PARTS LIST				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES.	DRN. <i>J. David</i>	DATE 1-24-72	 DIGITAL EQUIPMENT CORPORATION <small>MAYNARD MASSACHUSETTS</small>	
TOLERANCES	CHK'D <i>W. Hand</i>	DATE 3-31-72		
DECIMALS	ENG. <i>J.P. in</i>	DATE 3/29/72		
.XXX = .005	PROJ. ENG. <i>W. Coates</i>	DATE 5/6/72		
.XX = .02	PROD. <i>R.K. Galt</i>	DATE 3-7-72		
.X = .1	REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY		TITLE 8K X-Y	
MATERIAL	NEXT HIGHER ASSY.		SIZE CODE	NUMBER
FINISH	SCALE	NONE	D CS	9200-8-1
SHEET 4 OF 5		DIST.		REV. <i>AS</i>

This drawing and specifications, being the property of Digital Equipment Corporation, shall not be reproduced or copied in whole or in part as the basis for the manufacture of items without the permission.



NO.	REV.

FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
PARTS LIST				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES TOLERANCES	DRN <i>R. Davis</i>	DATE 1-31-72	digital EQUIPMENT CORPORATION <small>MAYNARD, MASSACHUSETTS</small>	
DECIMALS	CHK'D <i>R. H. Hester</i>	DATE 1-31-72		
ANGLES	ENG. <i>W. Coates</i>	DATE 3/29/72		
.XXX = .006	PROJ. ENG. <i>W. Coates</i>	DATE 3/29/72		
.XX = .02	PROD. <i>R. K. Coates</i>	DATE 3-31-72		
.X = .1			TITLE BK X-Y	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY				
MATERIAL	NEXT HIGHER ASSY.		SIZE CODE	NUMBER
FINISH	SCALE NONE		D CS	0200-8-1
	SHEET 5 OF 5		DIST.	REV. <i>HJS</i>



NOTES:
 1. CUT CATERPILLAR GROMMET (DEC 9007622) 7-7/8" LONG. ON ONE SIDE CUT TOOTH OUT 3-5/8" FROM ONE END. ON EACH END SPRAY WITH SCOTCH-GRIP ADHESIVE NO 77(DEC 9009507) FOLLOW DIRECTIONS FOR NON-PERMANENT BONDS ON BACK OF CAN. PLACE THE GROMMET OVER 1725 TRANSFORMERS WITH CUTOUT TOOTH OVER CAPACITOR C40.
 2. IN PLACE OF DEC 6380 (ITEM #49), DEC 380 (1909485) MAY BE USED.
 3. R65 IS DETERMINED BY THE VOLTAGE AT PIN HA1 WITH RESPECT TO +5V.

QTY.	REF DESIGNATION	DESCRIPTION	PART NO.
1	R65	SEE NOTE ABOVE	63
1	RI02	RES. 10K 1/4W, 10%	1300170
13		SPLIT LUGS	9006795
1	R81	RES. 2.7K 1/8W 1% 100 MFP	1304868
1/2		SCOTCH GRIP ADHESIVE	9009507
1/2		CATERPILLAR GROMMET	9007622
REF		ASSY DRILLING HOLE LAYOUT-AH-G11-0-0-257	
2	R90, RI01	RES. 100.1/8W, 1% 100 MFP	1302858
1/2		WIRE #22 AWG SOLID BUS	910750-01
1		SPACER (CABLE CLAMP)	1802704
4		EYELET #54-11 E.B. STIMPSON	9006150
1	E6	I.C. DEC 7486	1910011
3	E10, E17, E24	I.C. DEC 8881	1909708
4	E1, E4, E21, E28	I.C. DEC 384	1909486
1	E2	I.C. DEC 6380	1909477
2	E3, E8	I.C. DEC 74H11	1909267
1	E9	I.C. DEC 74H00N	1909086
6	E11, E15, E18, E22, E25, E29	I.C. DEC 74H40N	1908886
1	E7	I.C. DEC 7440N	1908879
6	E12, E16, E19, E23, E26, E30	I.C. DEC 7400N	1908875
1	E4	I.C. DEC 7474N	1908547
12	E31-E42	I.C. MC 1408	1908521
1	D11	100NS DELAY LINE	1G10033-0
3	E13, E20, E27	PULSE TRANSFORMER	1609996
12	T1-T12	TRANSFORMER 172-S	1609478
12	Q1-Q12	TRANSISTOR DEC 3734	150062
2	Q23, Q24	TRANSISTOR DEC 3762	1500649
9	Q14-Q22	TRANSISTOR DEC 6534-B	1503409-01
1	Q13	TRANSISTOR DEC 2219-S	1501881
12	R1-R12	RES. 1.5K 1/4W, 1%	130032-C1
12	R13-R60	RES. 68.1/8W, 5% CC	1309405
1	R61	RES. 68.1K 1/8W, 1%	1305252
1	R88	RES. 5.6K 1/8W, 1%	130128
1	R91	RES. 348.1/8W, 1%	1304658
2	R79, R95	RES. 4.64K 1/8W, 1%	1304856
1	R77	RES. 9.09K 1/8W, 1%	1304855
2	R92, R95	RES. 1.16K 1/8W, 1%	1304833
3	R82, R83, R96	RES. 1.1K 1/8W, 1%	130314
1	R78	RES. 1.21K 1/8W, 1%	1302871
24	R13, R15, R16, R18, R19, R21, R22, R24, R25, R27, R28, R30, R31, R33, R34, R36, R37, R39, R40, R42, R43, R45, R46, R48	RES. 75 1/8W 1%	1303064
1	R66	RES. 680.1/4W, 5% CC	1301424
6	R66, R68, R70, R80, R94, R99	RES. 10K 1/4W, 5% CC	1300479
3	R73, R76, R97	RES. 4.7K 1/4W, 5% CC	1300447
2	R61, R87	RES. 1K 1/4W, 5% CC	1300365
19	R4, R17, R20, R23, R26, R29, R32, R35, R38, R41, R44, R47, R62, R67, R69, R71, R84, R93, R98	RES. 330.1/4W, 5% CC	1300295
1	R63	RES. 220.1/4W, 5% CC	1300271
1	RI00	RES. 100.1/4W, 5% CC	1300229
3	R72, R74, R75	RES. 68.1/4W, 10% CC	1300222
1	S1	ROTARY SWITCH	1210043-0
2	D49	HANDLE FLIP CHIP - GREEN	9008337-01
1	D1	DIODE 1/4M 6.0A21	1104911
36	D1-D24, D37-D48	DIODE D472	1105275
12	D25-D36	DIODE D664	1100114
32	C25-C43, C47, C52, C57, C62-C64, C71-C73, C78, C101, C102, C10	CAP. .047 uf 16V 20% DISC	1009678
33	C19, C105, C106, C108, C109	CAP. .01 uf 100V 20% DISC	1001610
6	C44-C46, C111-C113	CAP. 47 uf 20V 20% S. TANT	1000079
7	C85, C71, C90, C103, C104, C107, C114	CAP. 6.8 uf 35V 20% S. TANT	1000067
12	C48-C51, C53-C56, C58-C61	CAP. 1500PF 250V 10% DISC	1000055
12	C13-C24	CAP. 1000PF 100V 5% MICA	1000042
12	C1-C12	CAP. 22PF 100V 5% D. MICA	1000015
1		PRINTED CIRCUIT BOARD	5009344
REF		MODULE ECO HISTORY	5-11-61-56
REF		X-Y COORDINATE HOLE LOCATION	5-CC-311-2-4

DEC 380	1	8	16-A	16-B
DEC 384	1	8	16-A	16-B
ET-12	1	11	11-A	11-B
ET-12	1	11	11-A	11-B
ET-12	1	11	11-A	11-B
ET-12	1	11	11-A	11-B
ET-12	1	11	11-A	11-B
ET-12	1	11	11-A	11-B
ET-12	1	11	11-A	11-B
ET-12	1	11	11-A	11-B

REVISIONS

NO.	DATE	DESCRIPTION
1	DEC 3734	SAME
2	DEC 3762	SAME
3	DEC 6534-E	MPS4534
4	DEC 2219-S	2N 2219
5	44 M 6.0A21	IN4099
6	D572	IN4553
7	D564	IN4306
8	ET-12	D3 ED


EQUIPMENT CORPORATION

SENSE INHIBIT

5-11-61-56

5-CC-311-2-4

FIELD L FU2




FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
MMB-E				
PARTS LIST				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES TOLERANCES		DRN. <i>[Signature]</i> DATE 3/18/72	 4K OR 8K SENSE INHIBIT BOARD	
DECIMALS	ANGLES	CHK'D. <i>[Signature]</i> DATE 3-23-72		
XXX - .005	±0° 30'	ENG. <i>[Signature]</i> DATE 3/27/72		
XX - .02		PROJ. ENG. <i>[Signature]</i> DATE 3/29/72		
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY		PROD. <i>[Signature]</i> DATE 2-23-72	TITLE	
MATERIAL		NEXT HIGHER ASSY.	SIZE CODE	
FINISH		A-PL-MMB-E-0	NUMBER	
		SCALE	DCS G111-0-1	
		SHEET 2 OF 3	DIST.	

REVISIONS
CHANGE NO.

REV. NUMBER

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.


* VALUE OF R65 IS DETERMINED BY THE VOLTAGE AT PIN HA1 WITH RESPECT TO +5V. THIS VOLTAGE MUST BE -3.70 TO -3.75 VOLTS.



REV	CHG	NO	DATE

FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
PARTS LIST				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES TOLERANCES	DRN CHK'D ENG. PROJ. ENG. PROD.	DATE 3/10/72 DATE 3-27-72 DATE 3/25/72 DATE 3/27/72 DATE 3-27-72	digital EQUIPMENT CORPORATION TITLE 4K OR 8K SENSE INHIBIT BOARD	
DECIMALS .XXX ANGLES ±0°30' REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY ✓				
MATERIAL	NEXT HIGHER ASSY.	SIZE CODE	NUMBER	REV.
FINISH	SCALE	SHEET 3 OF 9	DCS G111-0-1	F



This drawing and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.



- ETCH JUMPERS
JV2-HB1
JU2-HA1
EB1-FV2
EA1-FU2

- NOTES:
1. UNLESS OTHERWISE SPECIFIED: IC'S E1-E24 ARE TO BE DEC STOCK #2501.
2. INDICATES STACK LINE NUMBER. (TYP)
3. INDICATES CURRENT LOOP.
4. INDICATES MAGNET WIRE TERMINATION (SOLDERED TO PC PAD).
5. 2501-1 (DEC. PT. NO. 1910010-01) MAY BE USED INTERCHANGEABLY WITH ITEM #2

SEE NOTE 4



- Legend for bit connections: BIT 0 (FS2, FT2, FT1, FS1), BIT 1 (FN2, FP2, FP1, FN1), BIT 2 (FL2, FM2, FM1, FL1), BIT 3 (FJ2, FK2, FK1, FJ1), BIT 4 (FF2, FH2, FH1, FF1), BIT 5 (FC2, FD2, ED1, FC1), BIT 6 (NS2, HT2, HT1, NS1), BIT 7 (HN2, HP2, HP1, HN1), BIT 8 (HL2, HM2, HM1, HL1), BIT 9 (HJ2, HK2, HK1, HJ1), BIT 10 (HF2, HM2, HM1, HF1), BIT 11 (HC2, HD2, HD1, HC1)


Table with columns: FIRST USED ON OPTION/MODEL, QTY., DESCRIPTION, PART NO., ITEM NO. Includes title 'STACK SCHEMATIC 8K X 12BIT' and revision 'C'.

REV. CHANGE NO. A

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. 1973

A 0-CE-8MM8-EJ-0 2

NOTES:
 1. ITEM NO. 4 (SENSE INHIBIT BOARD) MUST ALWAYS BE FACING THE FRONT OF THE MACHINE.



REV	A
CHANGE NO.	
DATE	
BY	
W. CO.	

REF	ACCESSORY SHIPPING LIST	A-AL-MMB-EJ-4	5
1	SENSE INHIBIT	E-CS-G111-0-1	4
1	STACK ASSY	E-CS-H212-0-1	3
1	XY DRIVER	E-CS-G233-0-1	2
4	HB51 EDGE CONNECTOR	B-UA-HB51-0-0	1

FIRST USED (ON OPTION/MODEL)	PDP8/E	DATE	4/13/72	digital EQUIPMENT CORPORATION WATYARD MASSACHUSETTS
UNLESS OTHERWISE SPECIFIED	UNLESS OTHERWISE SPECIFIED	DATE	4-13-72	
TOLERANCES	ANGLES	DATE	4/23/72	
FINAL SURFACE QUALITY	REMOVE BURRS AND BREAK SHARP CORNERS	DATE	4/23/72	
MATERIAL		DATE	4-23-72	TITLE
FINISH				8K 12 BIT MEMORY
				SIZE CODE
				NUMBER
				REV
				A

REV A
 NUMBER E-J-0
 SIZE CODE DUAJMM8

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ACCESSORY LIST

LEGEND

D DOCUMENT
 DN DOCUMENT CHANGE NOTICE
 PA PAPER TAPE ASCII
 PB PAPER TAPE BINARY
 PM PAPER TAPE READ-IN-MODE

QUANTITY / VARIATION



MADE BY D. Kaney
 DATE 3/31/72
 CHECKED *JJ. Lewis*
 DATE 6-7-72
 SECTION 1
 ENG W. Coates
 DATE 4/4/72
 PROD *R.K. Coates*
 DATE 6-2-72
 ISSUED SECT. 1

ITEM NO.	DWG NO. / PART NO.	DESCRIPTION	QUANTITY / VARIATION						KIT CHECK	BY	DATE	INSTALLATION CHECK	BY	DATE
			MM8-E	MM8-EJ										
1	B-DD-MM8-E	Print Set	1	1										
2	DEC-8E-HR1B-D	Maintenance Manual *	1	1										
3	Lib Kit- KMBE	Library Kit	1	1										
4	H212	8K Stack Board		1										
5	G111	8K Sense Inhibit Board		1										
6	G233	8K XY Driver Board		1										
7	H220	4K Stack Board	1											
8	G104	4K Sense Inhibit Board	1											
9	G227	4K XY Driver Board	1											
10	H851	Edge Connector	4	4										
11	A-SP-MM8-EJ-4	Engineering Specification		1										

TITLE	MM8-E Accessory Shipping List	ASSY. NO.	SIZE CODE A AL	NUMBER	MM8-E - 3	REV.	ECO NO
SHEET	1 OF 1	DIST.					

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

CS 6646-0-1 2



1	R3	RES 147Ω 1/8W 1%	1302874	10
1	R1	RES 562Ω 1/8W 1%	1304693	9
1	R2	RES 9.76K 1/8W 1%	1309414	8
1	RT1	THERMISTOR 1K	1310071	7
4		EYELET (M-1033)	9006735	6
A/R	W1, W2	WIRE, 24AWG STRD IPC INS	91-07450-00	5
1		ETCHED CIRCUIT BOARD	5009842	4
REF		MODULE ECO HISTORY	B-MH-6646-0-6	3
REF		ASSY/DRILLING HOLE LAYOUT	D-AH-6646-0-5	2
REF		X-Y COORDINATE HOLE LOC	K-CO-6646-0-4	1
QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.

ETCH BOARD REV		C	PARTS LIST	
DRW.	DATE	digital EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS		
CHKD.	DATE	TITLE		
ENG.	DATE	12 BIT STACK BD		
PROJ. ENG.	DATE	SIZE CODE	NUMBER	REV.
PROD.	DATE	E-CS-H212-0-1	D-CS-6646-0-1	C
NEXT HIGHER ASSY		SCALE	SHEET 1 OF 1	
DEC NO.		EIA NO.	SEMICONDUCTOR CONVERSION CHART	

R. REGAN	10-17-72	C
W. COATES	3-2-72	B
6646-00001		A
ORIGINATED		
CHK	CHANGE NO.	REV

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

**DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS**

ENGINEERING SPECIFICATION

DATE 6/1/72

TITLE MM8-EJ ACCEPTANCE PROCEDURE

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG <i>J.S. for W. Coates</i>	APPD <i>[Signature]</i>	SIZE A	CODE SP	NUMBER MM8-EJ-1	REV
-------------------------------	-------------------------	---------------	---------	-----------------	-----

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE MM8-EJ ACCEPTANCE PROCEDURE

1.0 SCOPE

1.1 This procedure defines the minimum performance standards required of a MM8-EJ option which is not accepted as an integral part of a PDP8/E, i.e. add-on options.

2.0 SET UP

- 2.1 Remove the four (4) edge connectors from the tops of the G111, H212 and G233 (MM8-EJ) modules.
- 2.2 Inspect the G111, H212 and G233 (MM8-EJ) modules for conformance to "Final Inspection Procedure for Flip-Chip Modules" (A-SP-7665039-0-0) and "Module Rework Standard" (A-SP-7605845-0-0).
- 2.3 Check the G111 and G233 modules for a legible three character numerical date code.
- 2.4 Check the G111 and G233 modules to insure the circuit and etch revisions are up to current ECO levels. Make sure all EMA jumpers on the G111 module are installed.
- 2.5 Inspect the G111 to make sure a center strobe position is stamped on the module.
- 2.6 Insure that strobe switch is set to center position indicated on the G111.
- 2.7 Ascertain that the MM8-EJ option has been checked out in heat and vibrated by Production.
- 2.8 Make sure the power to the PDP8/E is turned OFF.
- 2.9 Insert the G111, H212 and G233 (MM8-EJ) modules into the omnibus. Be sure you adhere to the "Recommended Omnibus Assignment List" (A-SP-PDP8-E-0-4).

SIZE A	CODE SP	NUMBER MM8-EJ-1	REV
---------------	---------	-----------------	-----

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE MM8-EJ ACCEPTANCE PROCEDURE

2.10 Connect the MM8-EJ modules together using the four (4) edge connectors. The G111 should be in front, the H212 in the middle and the G233 third.

3.0 ELECTRICAL TEST

- 3.1 Turn on power to the PDP8/E.
- 3.2 Follow the loading procedure for PDP8/E Extended Memory Data and Checkerboard Test (MAINDEC-Ø8-DHKMA).
- 3.3 Run the diagnostic following the instructions in the program write-up, this test must run error free for a minimum of 20 minutes.
- 3.4 At the completion of 3.3 halt the PDP8/E by raising SRØ5 and turn off the power to the PDP8/E.
- 3.5 Remove the two (2) edge connectors that connect the G111 and H212 together.
- 3.6 Remove the G111 module from the omnibus.
- 3.7 Turn strobe switch one position clockwise from the center position that is indicated on the G111 module. Reinsert the G111 module into the omnibus.
- 3.8 Reconnect the G111 and H212 modules using the two (2) edge connectors.
- 3.9 Repeat 3.3 through 3.6.
- 3.10 At the completion of 3.6 turn strobe switch one position counter-clockwise from the center position that is indicated on the G111 module. Reinsert the G111 module into the omnibus.
- 3.11 Repeat 3.8.

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-1	

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE MM8-EJ ACCEPTANCE PROCEDURE

- 3.12 Repeat 3.3 through 3.6.
- 3.13 At the completion of 3.6 return strobe switch to the center position indicated on the G111 module.
- 3.14 Reinsert the G111 module into the omnibus.
- 3.15 Repeat 3.8.
- 3.16 Follow the loading procedure for PDP8/E Extended Memory Address Test (MAINDEC-8E-D1FB).
- 3.17 Run the diagnostic following the instructions in the program write-up. This test must run error free for a minimum of 20 minutes.
- 3.18 If the construction requisition specifically states a particular memory field is desired, have production cut the appropriate EMA jumper or jumpers.

4.0 FAILURE CLASSIFICATION

4.1 Mechanical Failure:

- 4.1.1 Any G111, H212 or G233 (MM8-EJ) module that does not meet the criterion outlined in 2.1, 2.2, 2.3, 2.4 and 2.5 will be classified as a failure.
- 4.1.2 The acceptance supervisor has the option of either waiving the failure (using DEC form 12-1026) or returning the defective module or modules to production for repair.

4.2 Electrical Failure:

- 4.2.1 Any MM8-EJ (G111, H212 and G233 module) which while performing 3.3, 3.17 halts, generates error printouts, garble or runs other than continuous and as specified in the diagnostic write-up will be classified defective and returned to production for repair.

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-1	

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE June 22, 1972

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

1.0 MEMORY SYSTEM - GENERAL DESCRIPTION

The 8K PDP8/E core memory (designated MM8/EJ) is a random access, coincident-current, magnetic READ/WRITE core memory with cycle times of 1.2 μ s and 1.4 μ s. The memory comprises ferrite cores wired in a 3-D, 3-wire, planar configuration. The unit can store up to 8192 (8K) 12-bit words. The memory can be expanded to 32K words.

2.0 MEMORY SYSTEM - FUNCTIONAL DESCRIPTION

The memory system performs three basic functions for the PDP8/E processor:

- a) It decodes and selects the desired core location in which a 12-bit word is stored or will be stored,
- b) It reads a 12-bit word from the selected location, and
- c) It writes a 12-bit word into the same selected location.

These functions are illustrated in Figures 1 and 2, for which one memory cycle is represented. The processor must first supply the address (refer to Chapter 4 of the Small Computer Handbook) before a read or write operation can be considered. The CPMA Register is loaded at time TP4, and the contents of the CPMA

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

are placed on the Memory Address (MA) lines. Memory address decoders receive the MA bits and turn on the corresponding Read current switch when control signals RETURN, SOURCE, and WRITE (Not) are present. The Memory Register is cleared early in the READ portion of the memory cycle.




Figure 1 Memory System Functional Flow Diagram

The outputs from the 12 selected cores are fed to their respective sense amplifiers. A strobe signal is used to gate the Sense Amplifier into the local Memory Register. If MD DIR is low (as it always is during the READ portion of the memory cycle), the output of the Memory Register is placed onto the Memory Data (MD) lines. During the WRITE portion of the memory cycle, the memory selection system uses the same address inputs and control signals; however, control signal WRITE will change states, causing the write current switches to be activated. To write the content of the Memory

ENG <i>W. J. Coates</i>	APPD <i>W. J. Coates</i>	SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-------------------------	--------------------------	---------------	----------------	-------------------------	-----

DEC 16-(392)-1079-N971
DRA 107

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
---------------	----------------	-------------------------	-----

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 2 Memory Cycle Timing

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

Register back into core, MD DIR will be low (active). Otherwise, the contents of the MB Register (within the CP or an active break device) will be placed on the MD lines, and the word in the MB Register will be written into core. The INHIBIT signal controls the gating circuits, and only when INHIBIT is active will the Inhibit Drivers be activated. A \emptyset received from the MD lines and INHIBIT will cause the corresponding Inhibit Driver to produce inhibit current.

3.0 MEMORY SYSTEM - DETAILED THEORY

The organization of the memory system is illustrated in Figure 3. Three QUAD-size boards are used to contain the memory system as follows:

- a) Sense/Inhibit G111 contains 12 Sense Amplifiers, Memory Registers, and Inhibit Drivers with the corresponding control logic, slice control, -7V supply for the Sense Amplifiers, and current control;
- b) Memory Stack G646 contains 12 mats of 8192 cores per mat, and X/Y diode selection matrix;
- c) X/Y Driver and Current Source contains address decoding and selection switches, X-current source, Y-current source, and stack discharge switch-power ON/OFF protection circuit.

The detailed theory of core memory, memory selection system, and the memory sense/inhibit function are described in the following paragraphs.

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 3 Memory System Block Diagram

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

4.0 CORE MEMORY

The basic storage element in the MM8/EJ Memory System is a small toroidal (ring-shaped) piece of magnetic material, called a magnetic core. A single core, mounted on a ground plane, is illustrated in Figure 4. Three wires pass through each core to accommodate the X- and Y-selection, and the sense/inhibit function. A primary difference between the PDP8/E and its predecessors is the combination of the SENSE line with the INHIBIT line to form a three-wire system instead of a four-wire system.




Figure 4 Magnetic Core

4.1 Hysteresis Loop

The characteristics of the magnetic core can be shown by a graph, plotting the current (the magnetizing force) versus flux-density (the resulting magnetism) hysteresis loop as illustrated in Figure 5. This hysteresis loop illustrates the magnetizing current I, produced by the current contained

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE

SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

in the three wires plotted along the horizontal axis, and the resulting flux density B through the core along the vertical axis. Two directions of current are shown. READ current, with respect to the graph, is directed from right to left. If a logic 1 is stored in the core, B will move from the remanent point ($+B_r$) down to saturation at $-B_m$ when the READ current is turned on. When the magnetizing current is removed, the flux density settles down to the remanent point at $-B_r$. WRITE current is directed from left to right with respect to the graph. If a 1 is to be written into core, the flux density will move from $-B_r$ to point $+B_m$ on the graph and then settle down to $+B_r$ when the magnetizing current is removed. Thus, points $-B_m$ and $+B_m$ are the extreme points of saturation, and points $-B_r$ and $+B_r$ are the extreme points in the normal logic states.




Figure 5 Magnetic Core Hysteresis Loop

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE

SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

4.2 X/Y Select Lines

Saturation of a core occurs only when both the X- and Y-select lines each contain half the amount of current required to reach saturation. This is called the coincident current technique and results in a fully-selected core. If either the X- or Y-line contains no current, there is no significant change in the flux density. For example, for a READ, if the core is in logic 1 state, the flux change is from point $+B_r$ to H on the graph and then reverts back to point $+B_r$. For a WRITE, the flux change is from point $-B_r$ to point J and then reverts back to $-B_r$.

4.3 READ Operation

READ occurs during the first half of the memory cycle. Its function is to sample either a logic 1 or logic 0 in a fully-selected core. Thus, both the X- and Y-Read half-select currents must be applied for the sense/inhibit line to receive a pulse resulting from a change in flux density if the core is in the logic 1 state. If the core is in the logic 0 state, no change in flux density occurs and, therefore, no pulse appears on the sense/inhibit line.

4.4 WRITE Operation

WRITE occurs during the second half of the memory cycle. Because WRITE follows READ, the cores at the selected address have been cleared to a logic 0 state. If the fully-selected

SIZE A	CODE SP	NUMBER M8-EJ-4	REV
-----------	------------	-------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 6: Three-Wire Memory Configuration

SIZE A	CODE SP	NUMBER M8-EJ-4	REV
-----------	------------	-------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

core is not inhibited, the magnetic flux moves from point $-B_r$ to $+B_r$ on the graph, and a 1 is stored in core. However, to store a 0 into core, it is necessary to cause a less than fully-selected condition. This is achieved by generating an inhibit current and applying this current to the sense/inhibit line. This inhibit current is in the opposite direction to the Y-WRITE current. The net result of the change in flux will be from point $-B_r$ to point J on the graph. When all currents are removed, the flux density reverts back to $-B_r$ on the graph.

4.5 Magnetic Core in Two-Dimensional Array

A partial three-wire memory configuration is illustrated in Figure 6. Half-select currents are produced for one X-line and one Y-line. If, for example, the core at X3, Y2 is selected, the corresponding wires going through each row would contain half-select current. For the X3 row, X3, Y1 core would contain only half-select current, and X3, Y2 core would contain full-select current. All other cores in row Y2 would contain half-select current. The sense/inhibit line terminates at the Sense Amplifier and the Inhibit Driver in the manner shown in Figure 6.

SIZE A	CODE SP	NUMBER M8-EJ-4	REV
-----------	------------	-------------------	-----



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

Current direction is from the top of the illustration down to the Sense Amplifier. For WRITE, the current direction is from the bottom of the illustration to the top to the Inhibit Current Driver. This direction opposes the current in the Y-selection line and, therefore, causes a half-select condition. This half-select procedure is only required where a \emptyset is to be written into core.

4.6 Assembly of 12-Stacked Core Mats

The MM8/EJ memory is a 128 x 64 configuration (128 X-Rows and 64 Y-Rows). This configuration provides 8192 cores per mat, for which one core may be selected during any one memory cycle and, therefore, one bit of information per mat.

The MM8/EJ is a 12-bit word memory system; thus, 12 mats are used. Each mat stores one unique bit of information, which is deposited and sensed by one unique line called the sense/inhibit line. Thus, 12 sense/inhibit lines are used to deposit and sense 12 unique bits of information. The arrangement of the selection lines are quite different. All 12 mats contain 128 X-lines and 64 Y-lines. The threading of each of the X- and Y-lines continues from one mat to the next through all 12 mats. For example, row X31 of mat \emptyset is common to row X31 of mat 1, which is common to all subsequent mats at row X31. The common factor to each mat is the selection line that is threaded through 12 times (64 or 128 cores or (768 or 1536 cores). The

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

intersection of X31 and X29, therefore, occurs 12 times in the 12 mats. Because each mat contains a unique sense/inhibit line, 12 unique bits of information can be stored and sensed to form a 12-bit word.

4.7 Physical Orientation of Core Memory

The layout of memory stack is illustrated in Figure 7. Figure 8 illustrates the X- and Y-windings within the memory stacks.

5.0 CORE SELECTION SYSTEM

Core selection is accomplished by enabling the desired X-line and the desired Y-line and allowing current to pass through the selected lines. To accomplish the selection of the X- and Y-lines, a decoding network that receives the memory address bits and decodes for line selection is required. An X- and Y-current source is also required so that each line has a half-selected current.

A selection system functional block diagram illustrating the parts of the memory system involved in core selection is given in Figure 9. The primary components involved are:

- the memory address decoder, which receives memory address bits and control signals to select (enable) the corresponding switch and driver,
- a current source to provide the necessary select current,
- a driver and switch to apply current to the selected row and forward-bias the selection diode,

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 7 MEMORY STACK LAYOUT (CORE ORIENTATION)

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 8 MEMORY STACK X, Y WINDINGS

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE

SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

d) one read or write diode, which becomes forward-biased by the driver and switch while all other diodes are back-biased, and
 e) one selected row containing 768 cores (or 1536 cores if a Y-line).
 The driver and switch shown in Figure 9 are one of 24 drivers and one of 24 switches. A WRITE operation for row X13 is illustrated to show the current path.

Both the READ and WRITE current paths are illustrated in Figure 10. Although not all of the circuitry is shown, the current path relationship between a READ and WRITE operation (Figure 10) illustrates how the direction of current for WRITE is opposite to the direction for READ. The illustration also shows how the unselected components are interconnected but passive.

NOTE: Electron Current flow is presented in this manual. The reader should consider current originating at a more negative voltage level and taking the path to a more positive voltage level. A forward-biased diode results when the current takes the direction opposite to the diode arrow.

5.1 Organization of X/Y Drivers and Current Source

Figure 11 illustrates the organization of the X/Y drivers and current source, and the primary signals required to make line selection and current switching possible. Ten decoders are used to select one of 128 X-lines and one of 64 Y-lines as determined by the content of MA bits 0 through 11 and EMA 2.

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE

SPECIFICATION FOR MM8/EJ MEMORY SYSTEM





Figure 9 Selection System Functional Block Diagram for Write Current of X Rows


SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM



(a) CURRENT PATH FOR READ CURRENT



(b) CURRENT PATH FOR WRITE CURRENT

FIGURE 10 READ/WRITE CURRENT PATHS

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

X-current and Y-current, provided by the X- and Y-current source are applied to the drivers. The READ signal is applied to both the decoder control gates and the Bias Driver. When a READ operation is to be performed, the selected READ switches and drivers are enabled and the READ/WRITE current switch changes its output signal from ground to -15V. The negated READ signal acts to enable the WRITE function in a similar manner.

5.2 X- and Y-Current Sources

The X- and Y-current sources supply constant current to the READ and WRITE drivers (Figures 12 and 13). The X- and Y-current sources receive bias voltage from the current control circuit located on the sense/inhibit board and are turned on when both FIELD and SOURCE are active. They have a slow turn-on rate and a fast turn-off characteristic due to the capacitor in the circuitry. A fast turn-off is achieved by the interaction between the capacitor and two transistors. When SOURCE is negated, one of the transistors is turned on, causing the capacitor to discharge, which causes the output transistor to be biased off. The slow turn-on time reduces the coupling effects within the core stack. Furthermore, the slow turn-on time also means that the READ current is completely controlled by the current source. Because the current source is controlled, the position of the sense output voltage relative to the drive currents is constant.

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

5.3 Bias Driver

The Bias Driver (Figure 14) switches the bias voltage from ground for a READ operation to -15V for a WRITE operation. When control signals READ (H) and X FIELD are both active, level shifting circuits along with an output transistor switch the output to ground. When READ (H) is not asserted, the output switches to -15V. The Bias Driver provides the reverse bias condition on the nonselected diodes in the memory stack. Reverse biasing the diodes reduces the capacitance and, therefore, reduces the "sneak currents" that might be on the line. See Paragraph 5.7 for the organization of the planar stack diode matrix.

5.4 Power Fail Circuitry

The power fail circuitry (Figure 15) responds to the POWER OK signal from the power supply. Its primary function is to ensure that selected memory locations are not changed due to a power failure. The power supply senses a voltage change when the dc voltage drops and grounds the POWER OK (H) line when the voltage is too low. This shuts off the timing chain but ensures that the memory cycle is completed. In the memory power fail circuitry, power fail circuitry turns off the X- and Y-current source after a sufficient delay to complete the WRITE operation. When the machine is turned on initially and the POWER OK (H) signal is asserted, the current source is immediately activated.

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 11 XY Drivers and Current Source (Block Diagram Representation of G233 Circuit Schematic)

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 14: Bias Driver




Figure 15: Power Fail Circuit

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 12: X-Current Source




Figure 13: Y-Current Source

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

Thus, the memory power fail circuit has a characteristic of a fast-on and slow-off switch.

5.5 Core Selection Decoders

Ten decoders (IC7442) (Figure 11) are used to decode the memory address bits 0 through 11 and EMA 2 from the Memory Address Register. These bits are combined with READ, FIELD, SOURCE, and RETURN signals to enable the appropriate switch and driver. Signal READ is generated when WRITE is not asserted, or negated READ results when WRITE is active. The WRITE signal is developed in the Timing Generator during the last half of the memory cycle. SOURCE is necessary to turn on the selected driver or switches corresponding to the upper X- and Y-select lines, and RETURN is necessary to turn on the selected drivers or switches corresponding to the lower X- and Y-select lines. Both RETURN and SOURCE are developed in the Timing Generator. RETURN remains on for 50 ns longer than SOURCE so that the lines completely discharge. FIELD is developed in the Sense Inhibit board by decoding the two most significant extended memory address lines (EMA 0 and 1).

5.6 Address Decoding Scheme

The block diagram in Figure 11 illustrates the method through which the MA bits are decoded; the results enable either a WRITE driver or READ switch and the corresponding driver or switch counterpart required to complete the current path. The

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

decoder is arranged as follows: the upper select line decoders are on the left-side and the lower select line decoders are on the right-side of the illustration. The upper X-select line decoders decode bits EMA 2, while the lower X-select line decoders decode bits MA 3-5. The upper Y-select line decoders decode bits MA 6-8, while the lower Y-select line decoders decode bits MA 9-11. There are a total of sixteen upper X-select lines, eight upper Y-select lines, eight lower X-select lines, eight lower Y-select lines. The decoder outputs are applied to the selected switches. The outputs of the selected switches connect to the X-selection diodes (refer to Paragraph 5.7) which, in turn, is connected to a line that is threaded through 768 memory cores. The arrangement of the illustration (Figure 11) is such that each component corresponds to the approximate location on the engineering drawing schematic (G233). This arrangement allows a quick reference to the circuits of interest. The decoding scheme of the memory address bits is illustrated in Figure 16. The illustration shows the five parts of the memory address. Table I lists the necessary input control signals, the content of the memory address, the input pins, the output pins, and the selected X- or Y-line. With this information, the user can easily trace through all of the components on any signal/current path to find the selected components.

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

TABLE I
Core Selection Decoding Scheme
Upper X and Y Decoders

Y	X	7442 Input Pins												Selected Line					
		Group 1			Group 2			Group 3			Group 4			X	Y				
		D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0		
		H	H	H	H	L	*	L	L	L	*	L	L	L	*	L	L	000	00
		H	H	H	L	L	*	L	H	L	*	L	H	L	*	L	H	010	10
		H	H	L	H	L	*	H	L	L	*	H	L	L	*	H	L	020	20
		H	H	L	L	L	*	H	H	L	*	H	H	L	*	H	H	030	30
		H	L	H	H	L	*	L	L	L	*	L	L	L	*	L	L	040	40
		H	L	L	H	L	*	L	H	L	*	L	H	L	*	L	H	050	50
		H	L	L	L	L	*	H	L	L	*	H	L	L	*	H	L	060	60
		H	L	L	L	L	*	H	H	L	*	H	H	L	*	H	H	070	70
		L	H	H	H	L	*	L	L	L	*	L	L	L	*	L	L	100	
		L	H	L	H	L	*	L	H	L	*	L	H	L	*	L	H	110	
		L	H	L	L	L	*	H	L	L	*	H	L	L	*	H	L	120	
		L	L	H	H	L	*	H	H	L	*	H	H	L	*	H	H	130	
		L	L	L	H	L	*	L	L	L	*	L	L	L	*	L	L	140	
		L	L	L	L	L	*	L	H	L	*	L	H	L	*	L	H	150	
		L	L	L	L	L	*	H	L	L	*	H	L	L	*	H	L	160	
		L	L	L	L	L	*	H	H	L	*	H	H	L	*	H	H	170	

L=Gate Enable
H=Gate Disable
* L=WRITE
H=READ

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

TABLE I (Cont'd)
Core Selection Decoding Scheme
Lower X and Y Decoders

Y	X	7442 Input Pins								Selected Line	
		Group 1				Group 2				X	Y
		D3	D2	D1	D0	D3	D2	D1	D0		
		H	H	H	H	L	*	L	L	0	0
		H	H	L	L	L	*	L	H	1	1
		H	L	H	H	L	*	H	L	2	2
		H	L	L	L	L	*	H	H	3	3
		L	H	H	H	L	*	L	L	4	4
		L	H	L	L	L	*	L	H	5	5
		L	L	H	L	L	*	H	L	6	6
		L	L	L	L	L	*	H	H	7	7

L=Gate Enable
H=Gate Disable
* L=WRITE
H=READ

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 16 Decoding Relationships

5.7 Operation of Diodes

Each of the X- and Y-select lines are connected to a corresponding string of diodes (see Figure 17). Selection is such that any one of the upper select lines will pass current in a path determined by whether the operation is a READ or WRITE. In the illustration given in Figure 17, for the X-selection, the example illustrates line X₁₂ being selected. The current passes through 768 cores and back through one of the diodes. The path the current takes from this point is determined by the diode that is forward-biased. The forward-biasing of a diode is accomplished by the operation of a switch and driver. If the operation is WRITE, WX₂ is forward-biased, and the current takes the path from WX₂ to X₁₀. If the operation is READ, RX₂

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

is forward-biased, and the current takes the path from RX₁₀ to RX₂.

NOTE: The READ and WRITE currents are opposite in direction through the core. This is accomplished by signal READ, which controls the Bias Driver circuit.

In both cases, the selection diodes are instrumental in determining the current path. All diodes except the selected diode are reverse-biased.

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 17 Organization of Planar Stack Diode Matrix for X Select Lines

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

5.8 Operation of Selection Switches

Figure 18 illustrates the switching operation of the currents through X12 select line. On the upper side, a pair of transistors are used to either drive or switch current, depending on whether the operation is READ or WRITE. A complementary pair of transistors on the lower side are used to either drive or switch the current. Between the upper and lower side is a line that is threaded through 768 cores. The READ operation begins with the decoders. When an X-line such as X12 is to be selected, the READ driver and READ switch must first be turned on. To turn on the READ driver and READ switch, the base of each transistor must be positive with respect to the emitter. This occurs only when the output of the decoder is low (active). Otherwise, a +5V is applied to the emitter-side of the transformer as illustrated by S = open.

When the READ driver is off, the +5V causes the READ diode at the current source to be reverse-biased. As soon as the READ driver is turned on, the READ diode immediately becomes forward-biased. A second requirement to pass READ current through core is to forward-bias the READ diode in the diode matrix. Current then passes through the READ switch, through the READ diode, through the READ driver, through the current source READ diode, into the current source.

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 18 Operation of Selection Switches

The WRITE operation is similar to the READ and begins with the decoder. To select line X12, the decoder causes the WRITE switch transformer to reverse polarity, which then turns on the WRITE switch. When the WRITE driver is turned on, a complete path is made for current to go through the WRITE switch, WRITE diode, 768 cores, WRITE driver, WRITE current source diode, to the current source.

SIZE A	CODE SP	NUMBER M8-EJ-4	REV
-----------	------------	-------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

5.9 Operation of the Core Selection System

The cores that contain a selected X-line and a selected Y-line define the location for which a 1 or a 0 will be either written in or read out. Figure 19 illustrates a small portion of memory and the corresponding selection devices. Using Figure 19, the selection of any given core can be traced from the Memory Address Register, through the decoders and switches, to the selected core.

6.0 SENSE/INHIBIT FUNCTION

The previous paragraphs have described the memory core, the selection, of memory core, and the selection of memory core in terms of the READ/WRITE operation. However, to perform a READ or a WRITE operation, sense amplifiers are necessary to sense the state of the selected cores, and Inhibit Drivers are necessary to write 0s into core. Control logic and data registers are also required to control the data flow to and from memory. These necessary circuits are illustrated in a simplified diagram (see Figure 20). The circuitry corresponding to the READ operation is shown on the lower portion of the illustration, and the circuitry corresponding to the WRITE operation is illustrated in the upper portion of the illustration.

6.1 Sense/Inhibit Line

The line that is used to sense during READ is used to transmit current when a 0 is to be written during the WRITE portion of

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 19 Operation of X/Y Selection Switches

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 20 READ/WRITE Operation, Simplified Diagram (Bit 0)

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

the memory cycle. The sense/inhibit passes through 8192 cores of a corresponding mat. Both ends of this line are terminated at the input to the Sense Amplifier, and a terminal connection is made so that the Inhibit Driver output joins this same line.

6.2 READ Operation

The READ operation involves the Sense Amplifier, the Memory Register, and the necessary control logic in conjunction with the selection system. During the READ portion of the memory cycle, the selected core develops a signal on the sense/inhibit line if a 1 was previously stored in core. The Sense flip-flops are cleared and TIME STROBE gates either 1 or a \emptyset out of the Sense Amplifiers and applies a corresponding pulse (if it is a 1) to the Memory Register. When a 1 is sensed, the Sense Amplifier applies a negative-going pulse to the Sense flip-flop. The Memory Register output gate receives the Sense flip-flop signal and gates the 1 or \emptyset out to the MD line. Note that the Memory Register outputs are gated onto the MD lines only when MD DIR is low; consequently the only requirement to write the contents of the Memory Register back into memory is to keep MD DIR low during the WRITE portion of the memory cycle. The output of the Memory Register can, therefore, be applied to the inhibit circuits for a rewrite; or because the data is first applied to the MD BUS, the output of the Memory Register can be loaded into one of the major registers or a peripheral.

SIZE
ACODE
SPNUMBER
-MM8-EJ-4

REV

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

When the Memory Register applies data to the MD lines the data can be loaded into any one of the Major Registers, as well as applied to the Inhibit Drivers for re-deposit into core. Conversely, the data contained in the Memory Buffer (MB) register can be applied to the MD lines and applied to the Inhibit Drivers.

6.3 WRITE Operation

The WRITE operation involves the Inhibit Drivers, load gates, the Memory Register, and the necessary control logic in conjunction with the selection system. The Inhibit Driver load gates receive 1's and \emptyset 's via the MD lines from either the MB Register in the processor or from the Memory Register. Control gating signals for the Inhibit Driver load gates are:

- a) FIELD (L), which indicate that field \emptyset or 1 has been selected, and
- b) INHIBIT (H) from the Timing Generator. Inhibit current is generated by the Inhibit Drivers only when a \emptyset is to be written into core.

6.4 Field Select Control Logic

The field select control logic (Figure 21) determines if the basic memory has been selected. When field \emptyset or 1 is selected, the logic develops a signal, called FIELD, for gating other control logic and the Inhibit Driver load gates. The logic receives extended address memory bits EMA \emptyset through EMA 2.

SIZE
ACODE
SPNUMBER
-MM8-EJ-4

REV



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 21 Field Select Control Logic




Figure 22 Inhibit Control Logic




Figure 23 Memory Register Enable Logic

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

A comparison circuit compares the bits on the EMA lines with the EMA jumpers. If the two are equal and if the ROM address is high, the field is selected. Bank 0 or 1 is always selected with all jumpers in. The Exclusive OR gate provides a high output only when one input is high.

6.5 Inhibit Control Logic

The Inhibit Control logic (Figure 22) provides a gating control signal to the Inhibit Driver load gates during the WRITE portion of the memory cycle. The logic receives INHIBIT H from timing, RETURN H from the Timing Generator, FIELD H from the Field Select Control logic, and WRITE ENABLE from the READ/WRITE control logic.

6.6 Memory Register Enable Logic

The Memory Register Enable logic (Figure 23) functions when the contents of the Memory Register are to be gated onto the Inhibit Drivers and MD lines. When MD DIR is low, the output of the control logic (READ H) gates the contents of the Sense flip-flops to the MD BUS.

6.7 READ/WRITE Control Logic

The READ/WRITE Control logic (Figure 24) clears all Sense flip-flops and enables the Inhibit Control logic.

The CLEAR signal becomes active only when WRITE H is not active and RETURN H is asserted. This begins at the start of the READ portion of the memory cycle and continues for a period of approximately 50ns. The CLEAR signal becomes inactive when the flip-flop (E4) becomes reset by the CLEAR signal input.

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	

TITLE

SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 24 READ/WRITE Control Logic




Figure 25 Strobe Control Circuit

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	

TITLE

SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

6.8 Strobe Control Logic

The strobe control logic (Figure 25) is used to control the sample time of the Sense Amplifiers during the READ portion of the memory cycle. TIME STROBE occurs when WRITE is not asserted, FIELD has been selected, and the STROBE timing signal from the Timing Generator has been received. STROBE is gated in and passed through an adjustable time-delay circuit. The flip-flop (7474) senses the rise and fall times of the strobe pulse and enables the output gate. The signal can be observed at test point CA1 (using a module extender). TIME STROBE width is dependent on the delay of the 7474 and both E9's.

6.9 Sense Amplifiers

Twelve Sense Amplifiers (Figure 26) are required to sense signals on the twelve sense lines. If the selected core in a given mat contains a 1, a pulse is received on the sense/inhibit winding. This pulse is amplified by the Sense Amplifier and then used to set a 1 into the Memory Register. If the selected core contains a 0, the signal received by the Sense Amplifier is small, and no pulse appears at the output of the Sense Amplifier; the Memory Register remains in the 0 state. The Sense Amplifier is "strobed" with a narrow pulse to ensure that the contents of the sense lines are sampled at the proper time. This timing is necessary because the cores in the 0 state produce a small signal when "sensed" and because many of the cores in each mat receive half-selected pulses.

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 28 Inhibit Driver Load Gates

FETCH or DEFER state is being processed, MD DIR is made low and the memory cycle is a fast cycle (1.2μs). This allows the contents of the Sense flip-flops to be gated out to the Inhibit Driver Load Gates during WRITE and, subsequently, applied to the Inhibit Drivers. Whenever data is to be written into memory from the MB Register, memory cycle timing is 1.4μs, and MD DIR is high during the WRITE portion of the memory cycle. The Sense flip-flops are then made inactive, and the Inhibit Driver input gates look at only the MB Register. If data break is used, data is immediately transferred from a peripheral to the MB Register and gated into memory during the current memory cycle. During most

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

other types of transfer operations, data must be transferred from the AC Register to the MB Register and applied to the Inhibit Driver input gates.

6.12 Inhibit Drivers

Inhibit Drivers (Figure 29) apply inhibit current to the selected core whenever a 0 is to be written. Each of the 12 drivers receives either a positive level (for a 1) or a ground input (for a 0) at the 1:1 input transformer. During a 0 output of any Inhibit Driver Load Gate, the transistor-base side of the transformer secondary is positive with respect to the emitter side. This turns on, the transistor allowing inhibit current to conduct and be applied to the selected core. Because the inhibit current direction is opposite to the write select current, a half-select condition results, and the core remains in the 0 state. During a 1 output of any one Inhibit Driver input gate, the transistor-emitter at the same potential as the base and the transistor does not conduct. The full select current is then applied to the corresponding core, which results in a 1 state. The Inhibit Driver acts as a relay driver/solenoid driver. There is an inductor, a resistor, and a switch. The resistor determines the current, and the inductor is a magnetic device. When the transistor is turned on, the Inhibit line contains current defined by the emitter and the resistor. When the switch turns off, the resulting energy stored in the magnetic device creates a backswing that can damage the transistor circuit. The diode-

SIZE A	CODE SP	NUMBER -MM8-EJ-4	REV
-----------	------------	---------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

to-ground at the collector output is used to protect the transistor from this unwanted backswing condition.

6.13 Current Control Circuit

The current Control circuit (Figure 30) controls the current level in the X- and Y-select lines. The control circuit operates on a +5V and -15V supply. The output to the X- and Y-current sources (Figure 12 and Figure 13) is a voltage-regulated supply that varies with the temperature changes. The temperature sensing is accomplished by the thermistor, located on the memory stack board. The two jumpers are factory installed to control the preset X- and Y-current reference point.




Figure 29 Inhibit Drivers

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

6.14 -7V supply and Slice Control Circuits

The -7V Supply and Slice Control circuits, shown in Figure 31, provide a voltage slice level to the Sense Amplifier (Figure 26) and a regulated -5Vdc output to the Sense Amplifier. The slice level is controlled by jumpers SLA and SLB, which are factory installed.

7.0 MEMORY TRANSFER CONTROL LOGIC

Memory transfer control is accomplished by signal MD DIR. When MD DIR is low, the content of the Memory Register, containing information from the READ operation, is gated out to the MD BUS. When MD DIR is high, the content of the MB Register is gated out to the MD BUS for




Figure 30 Current Control

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

deposit into memory during the WRITE operation. When the processor directs memory to write back into memory the word retrieved during READ, (manipulating signal MD DIR) MD DIR remains low during the WRITE operation. The contents of the Memory Register are on the MD BUS; consequently, the same word is written back into memory. This procedure always applies during FETCH and DEFER (NON-AUTO INDEX).


7.1 Transfer Control During FETCH, DEFER, or EXECUTE States

The memory transfer control logic for FETCH, DEFER, or EXECUTE states is illustrated in Figure 32. A CLEAR signal is generated by timing 100ns after the start of TS1. This resets E19, which causes MD DIR L. The flip-flop remains unchanged until TP2 is received as a clock input. If the major state is FETCH, a low will be clocked into the data input of the flip-flop, and E19 remains unchanged until TP2 of the next cycle. If the major state is DEFER (NON-AUTO INDEX), a low will be clocked into the data input of the flip-flop, and E19 remains unchanged. Thus, in both cases, the data from the Memory Register is re-deposited in memory.


If the major state is DEFER and AUTO INDEX (MA0-7 equals 0 and MA8 equals 1), a high is clocked into the flip-flop, and E19 is set. A low into E27 causes MD DIR H, and memory receives the data from the MB Register.

If the major state is EXECUTE, a high is clocked into the data input of the flip-flop, and E19 is set; this condition, as in the previous case, causes MD DIR H.

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----



TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM



NOTE: Resistor values are in ohms unless otherwise noted.

Figure 31. Supply and Slice Control Circuits

7.2 DMA State - Manual Operation Transfer Control

MD DIR H is asserted at TP2 unless pulled low by the Memory Transfer Control logic in the Programmer's Console (refer to Figure 33).

Because FETCH or DEFER is not asserted, due to the DMA state, the Memory Transfer Control logic in the Timing Generator remains high, because no reset pulse is generated by timing. Either the LOAD ADDR or EXAM key, when depressed, will generate MD DIR (L), which places the contents of the Memory Register onto the MD BUS.

SIZE A	CODE SP	NUMBER MM8-EJ-4	REV
-----------	------------	--------------------	-----

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM




Figure 32 Memory Transfer Control Logic (FETCH, DEFER or EXECUTE)




Figure 33 Memory Transfer Control Logic - DMA State (MANUAL OPERATION)

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	

TITLE SPECIFICATION FOR MM8/EJ MEMORY SYSTEM

7.3 DMA State-Data Break Operation

Each data break device contains Memory Transfer Control logic.

MD DIR will always be low except when:

- a) Incrementing the word count (three-cycle data break device)
- b) Incrementing the current address (three-cycle data break device)
- c) Data is transferred from the device to memory, or memory is incremented.

SIZE	CODE	NUMBER	REV
A	SP	MM8-EJ-4	

