

Digital Equipment Corporation
Maynard, Massachusetts

digital

**PDP-8/I
Options**

TRAINING DRAWINGS

Volume II

VOLUME II
TRAINING DRAWINGS

OPTIONS
PDP-8/I

Copyright © 1970 by Digital Equipment Corporation

The material in this manual is for information purposes and is subject to change without notice.


The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC
FLIP CHIP
DIGITAL


PDP
FOCAL
COMPUTER LAB

CONTENTS


<u>Drawing Number</u>	<u>Title</u>	<u>Page</u>	<u>Drawing Number</u>	<u>Title</u>	<u>Page</u>
D-FD-KE8I-0-1	EAE Flow Diagram	II-1	D-BS-TC01-0-4	DB and RWB Registers	II-26
D-BS-KE8I-0-2	EAE Control	II-2	D-BS-TC01-0-5	Control Pulses	II-27
D-BS-KE8I-0-3	Multiplier Quotient and Step Counter	II-3	D-BS-TC01-0-6	TP GEN, TT GEN	II-28
D-BS-KW8I-0-1	Real Time Clock Option KW8I	II-4	D-BS-TC01-0-12	Panel Indicators Drivers	II-29
D-BS-KW8I-0-2	Clock Control M708	II-5	D-BS-TC01-0-13	Maintenance Control Panel	II-30
D-BS-KW8I-0-3	Clock Counter M709	II-6	D-BS-TC01-0-14	Error Flags	II-31
D-BS-MC8I-0-1	Memory Extension Control (Sheet 1)	II-7	D-BS-TC01-0-15	R/W Amps, SP GEN, Test Conn	II-32
D-BS-MC8I-0-1	Memory Extension Control (Sheet 2)	II-8	D-TD-TC01-0-17	Timing (Sheet 1)	II-33
D-BS-MC8I-0-2	Inhibit Drivers	II-9	D-TD-TC01-0-17	Timing (Sheet 2)	II-34
D-BS-MC8I-0-3	X Axis Selection	II-10	D-TD-TC01-0-17	Timing (Sheet 3)	II-35
D-BS-MC8I-0-4	Y Axis Selection	II-11	D-TD-TC01-0-17	Timing (Sheet 4)	II-36
D-BS-MM8I-A-1	Memory Control	II-12	D-BS-TU55-0-2	Solid State DECTape TU55	II-37
D-BS-MM8I-A-2	Sense Amps and Inhibit Drivers	II-13	D-BS-DF32-0-1	Disk Control	II-38
D-BS-MM8I-A-3	X Axis Selection, Field 0	II-14	D-BS-DS32-0-1	Disk Expander	II-39
D-BS-MM8I-A-4	Y Axis Selection, Field 0	II-15	D-BS-DF32-0-2	Disk Memory Address	II-40
D-BS-MM8I-B-1	Inhibit Drivers Field 1	II-16	D-BS-DF32-0-3	Disk Extended Memory Address	II-41
D-BS-MM8I-B-2	X Axis Selection, Field 1	II-17	D-BS-DF32-0-4	Disk Memory Buffer	II-42
D-BS-MM8I-B-3	Y Axis Selection, Field 1	II-18	D-BS-DF32-0-5	Disk Head Diode Switch Matrix	II-43
D-BS-MP8I-0-1	Memory Parity Option	II-19	D-BS-DF32-0-7	I/O Connectors	II-44
D-BS-PP8I-0-1	High Speed Punch	II-20	D-IC-DF32-0-8	Disk System Interconnections	II-45
D-BS-PR8I-0-1	High Speed Reader	II-21	D-BD-DF32-0-9	Disk Block Diagram	II-46
D-BS-VC8I-0-1	Display Control	II-22	D-TD-DF32-0-10	Disk Timing (Sheet 1)	II-47
D-BS-VP8I-0-1	Plotter Control	II-23	D-TD-DF32-0-10	Disk Timing (Sheet 2)	II-48
D-BS-TC01-0-2	MF, USR, MR, FR	II-24	D-TD-DF32-0-11	Disk Electrical Aid	II-49
D-BS-TC01-0-3	Window, MKTRK, STATE, LPB	II-25			




D-FD-KE8I-0-1 EAE Flow Diagram




D-BS-KW8I-0-1 Real Time Clock Option KW8I




D-BS-KW8I-0-2 Clock Control M708



D-BS-KW8I-0-3 Clock Counter M709




D-BS-MC81-0-1 Memory Extension Control (Sheet 2)




NOTES:
 1. DRAWING DEPICTS MC8I-B
 2. FOR MC8I-A REMOVE
 G228 IN LOCATION A37
 3. SIGNAL NAMES INDICATE
 ASSERTED STATES FOR HIGH (H)
 LEVELS PER DEC STD 054

D-BS-MC8I-0-2 Inhibit Drivers




NOTES:
 1. DRAWING DEPICTS MC8-FA
 2. FOR MC8-B, 6611 A
 LOCATION CD29 S
 REPLACED WITH A 6612
 3. SIGNAL NAMES INDICATE
 ASSERTED STATES FOR HIGH (-)
 LEVELS PER DEC STD 054

D-BS-MC8I-0-3 X Axis Selection



NOTES:
 1. DRAWING DEPICTS MC8-A
 2. FOR MC8-B, G611 IN
 LOCATION CD29: S
 REPLACED WITH A G612
 3. SIGNAL NAMES INDICATE
 ASSERTED STATES FOR -G+(-);
 LEVELS PER DEC. STD 054

D-BS-MC8I-0-4 Y Axis Selection



NOTES:


ALL EXTENDED MEMORIES WILL BE WIRED AS EXTEND 1, CONTROL FIELDS 2 + 3. TO CONVERT FROM EXTEND 1 TO EXTEND 2, CONTROL FOR FIELD 4 + 5. DELETE B07L1 B07M1 B07K2 + B07H2, ADD EAO (1) TO B07L1 EAI (1) TO B07H2 B07K2 TO B07M1.

TO CONVERT FROM EXTEND 1 TO EXTEND 3, CONTROL FOR FIELD 6 + 7. DELETE B07L1, B07K2, B07H2 ADD EAO (1) TO B07L1.


USE W033 CABLES PER PRINT A-PL-MM8I-B0 TO INTERCONNECT MM8IS

* USE ONLY IF MC8I IS INSTALLED.

D-BS-MM8I-A-1 Memory Control




D-BS-MM8I-A-2 Sense Amps and Inhibit Drivers




NOTE
 * 6611 IN LOCATION CD22 REPLACE
 6612 IF MPBC IS INSTALLED.
 2. SIGNAL NAMES INDICATE ASSERTED
 STATES FOR HIGH (+) LEVELS PER DEC
 STD 054


D-BS-MM8I-A-3 X Axis Selection, Field 0




D-BS-MM8I-A-4 Y Axis Selection, Field 0



D-BS-MM8I-B-1 Inhibit Drivers, Field 1




D-BS-MM81-B-2 X Axis Selection, Field 1




NOTE:
 * DWG DEPICTS MM81A FOR MM81B, G611 IN LOCATION CD15 IS REPLACED WITH A G62.
 SIGNAL NAMES INDICATE ASSERTED STATES FOR -G- (-) LEVELS PER DEC STD 054.


D-BS-MM81-B-3 Y Axis Selection, Field 1




D-BS-MP8I-0-1 Memory Parity Option




D-BS-PP81-0-1 High Speed Punch




D-BS-PR81-0-1 High Speed Reader




D-BS-VC8I-0-1 Display Control




D-BS-TC01-0-2 MF, USR, MR, FR




D-BS-TC01-0-3 Window, MK TRK, STATE, LPB



D-BS-TC01-0-4 DB and RWB Registers




D-BS-TC01-0-6 TP GEN, TT GEN




* INSERT JUMPERS, SO THAT PIN A AND P/N B CAN BE USED


D-BS-TC01-0-12 Panel Indicators Drivers




D-BS-TC01-0-13 Maintenance Control Panel




D-BS-TC01-0-14 Error Flags




D-BS-TC01-0-15 R/W Amps, SP GEN, Test Conn.




D-TD-TC01-0-17 Timing (Sheet 1)




D-TD-TC01-0-17 Timing (Sheet 2)



D-TD-TC01-0-17 Timing (Sheet 3)




D-TD-TC01-0-17 Timing (Sheet 4)





- NOTES :**
1. B1-2 SHAFT MOUNTED ELECTRO MAGNETS BREAKS MEGATROL FB181-24.
 2. M1-2 MOTORS ELINCO, INDUCTION TYPE.
 3. M3 HOWARD FAN.
 4. S1-4 CUTLER HAMMER MOMENTARY SWITCH DPDT #8137K21G6V52
 5. S3 CUTLER HAMMER SWITCH DPDT 8132K22G6V52 (WITH NO CENT. OFF POSITION.)
 6. S2 CUTLER HAMMER DPDT #8132K22G6V52
- * TAB TERMINALS ARE LOCATED ON CAPACITORS.
- ** LEVEL AMPLIFIER W513 IS USED WHENEVER THE TRANSPORT IS CONNECTED TO A RELAY DRIVER TYPE TRANSPORT CONTROL, OTHERWISE USE W990 MODULE WITH LUG CONNMS WHICH SHORT THE OUTPUTS TO RESPECTIVE INPUTS. USE W990 WITH JUMPERS:
- D-E
 - F-H
 - J-K
 - L-M
 - N-P
 - R-S
 - U-V

D-BS-TU55-0-2 Solid State DECTape TU55




D-BS-DF32-0-5 Disk Head Diode Switch Matrix







D-IC-DF32-0-8 Disk System Interconnections




D-BD-DF32-0-9 Disk Block Diagram



D-TD-DF32-0-10 Disk Timing (Sheet 1)



D-TD-DF32-0-10 Disk Timing (Sheet 2)



D-TD-DF32-0-11 Disk Electrical Aid