

MASTER DRAWING LIST

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

DWG. NO.	REV. LET.	NO. OF SHEETS	TITLE
D-UA-TC08-0-0	E	1	DECTAPE CONTROL
A-PL-TC08-0-0	E	1	DECTAPE CONTROL
D-BS-TC08-0-1	F	1	I/O CONTROL
D-BS-TC08-0-2	F	1	STATUS "A"
D-BS-TC08-0-3	H	1	TP GEN
D-BS-TC08-0-4	F	1	FLAGS
D-BS-TC08-0-5	C	1	CONTROL
D-BS-TC08-0-6	E	1	ERRORS
D-BS-TC08-0-7	B	1	MARK TRACK DECODE
D-BS-TC08-0-8	A	1	DTB/WB
D-BS-TC08-0-9	B	1	LPB
D-BS-TC08-0-10	B	1	I/O BUS INVTs/IND DVRS
D-BS-TC08-0-11	C	1	I/O BUS DRIVE/RECEIVE
D-TC-TC08-0-12	B	1	I/O BUS CONNECTORS
K-(MI)-TC08-0-13 (PL)	F	2	MODULE UTILIZATION LIST
K-WL-TC08-0-14	T	1	WIRE LIST TC08
D-AD-7006394-0-0	C	1	WIRED ASS'Y TC08
A-PL-7006394-0-0	C	1	WIRED ASS'Y TC08
A-AT-7006394-0	U	1	AWT REVISION STATUS
D-DI-TC08-0-15	F	1	DECTAPE CONTROL
A-SP-TC08-0-16	B	1	CHECK-OUT PROCEDURE
D-TD-TC08-0-17		1	TC08 TIMING
D-IC-TC08-0-18	D	2	AC POWER WIRING
D-IC-TC08-0-19	B	1	DC POWER WIRING
D-TC-TC08-0-20		1	CABLE CONFIGURATION
D-AR-TC08-0-21	C	1	CABINET LAYOUT
E-SP-TC08-0-22		2	ACCEPTANCE PROCEDURE
A-SP-TC08-0-23		49	ENGINEERING SPECS
D-AR-TC08-0-24		1	DECTAPE CAB LAYOUT
A-BI-TC08-0-25	A	1	ACCESSORY LIST

REVISIONS				DRN.	DATE 6/13/79	 DIGITAL EQUIPMENT CORPORATION <small>MAYNARD, MASSACHUSETTS</small>
REV.	DATE	CHG. NO.	APP'D.	CHK'D	DATE	
AF	1-73	00027	LN	R. cook		TITLE DECTAPE CONTROL 60 HZ
AH	3-75	00028	LN	D. LAZIUKA		
AJ	DEC-76	00029	LN	D. LAZIUKA		
				F. LASKEY		
				PROD.	DATE	
				FIRST USED ON		
				SCALE		
				SHEET 1 OF 1	DIST.	
				SIZE	CODE	NUMBER
				A	ML	TC08-0
						REV.
						AJ

DIGITAL EQUIPMENT CORPORATION

MAYNARD, MASSACHUSETTS

PARTS LIST

QUANTITY / VARIATION

MADE BY	G. MARIANI	CHECKED	P. COOK
DATE	6/23/69	DATE	7/24/69
ENG		PROD	
DATE		DATE	
		SECTION	
		ISSUED SECT.	

ITEM NO	DWG NO. / PART NO.	DESCRIPTION
1	D-A-7006331-5-0	INDICATOR PANEL ASSY (TC08)
2	D-AD-7006334-0-0	WIPE ASSY (TC08)
3	1202279	SWITCH TOGGLE
4	A-DC-5308493-0-0	D-CASE (TC08)
5	9107450-44	WIPE = 24 AWG TRD TEF INS BLK
6	9107450-44	WIPE = 24 AWG TRD TEF INS YEL
7	D-UA-BC08C-0-0	CABLE DUAL NYLAR M903-(2)0031
*	D-UA-854-C-0	POWER CONTROL 854C
*	D-UA-854-B-0	POWER CONTROL 854B
*	D-UA-703-0-0	703 POWER SUPPLY
*	D-UA-703A-0-0	POWER SUPPLY TYPE 703A
*	E-A-7005474-0-0	FAN ASS
*	D-AD-7005909-0-0	AC DIST PANEL
*	7005128	POWER CORD 25'
*	1209340-1	WAT-N-LC CONN
*	1209378-1	PIN CONTACT
8	7C06223-0	INTERCONNECTING CABLE
*	D-UA-H721-0-0	POWER SUPPLY H721
*	D-UA-H721-0-0	POWER SUPPLY H721A
*	NOT SHOWN ON ASSY	




TC08-0-012	TC08-A-012														
1	1														
1	1														
1	1														
1	1														
1	1														
A/BA/E															
A/BA/E															
5	5														
1															
7															
3															
1	1														
1	1														
1															
1	1														
8	8														
1	1														
1	1														

TITLE	ASSY NO	SIZE	CODE	NUMBER	REV	ECO NO.
DECTAPE CONTROL	D-UA-TC08-0-0	A	PL	TC08-0-0	E	TC08-00024
SHEET	1 OF 1	DIST	G			

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part or the herein for the manufacture or sale of items without written permission.
















NOTE:
TC084 ONLY

I/O BMB 03 (11L) P1
I/O BMB 04 (11L) R1
I/O BMB 05 (11L) S1
I/O BMB 06 (11L) U1
I/O BMB 07 (11L) H2
I/O BMB 08 (01L) T2



NOTE:
TC084 ONLY


I/O BMB 03 (11L) P1
I/O BMB 04 (11L) R1
I/O BMB 05 (11L) S1
I/O BMB 06 (11L) U1
I/O BMB 07 (11L) H2
I/O BMB 08 (11L) T2



REVISIONS			REVISIONS		
CHK	CHANGE NO.	REV.	CHK	CHANGE NO.	REV.
NR	TC08-00001	A	AJC	TC08-00205	E
R	SAPKA 10/2/69		P	WASH-DISTON 4-24-70	
D	LAZUKA 10/6/69		D	LAZUKA 4-24-70	
NR	TC08-00332	B	WCC	TC08-00012	F
K	COTE 12-9-69				
D	LAZUKA				
NR	TC08-00004	C			
K	BOGGS 1-28-70				
D	LAZUKA				
PD	TC08-00005	D			
K	COTE 4-13-70				
D	LAZUKA 4-14-70				

DRP D SHEPARD	DATE 3/24/69	
DRP R WARELUT	DATE 3/24/69	
DRP D LAZUKA	DATE 3/24/69	TITLE I/O CONTROL
DRP D LAZUKA	DATE 3/2/59	
DRP P LASKEY	DATE 3/2/59	
FIRST USED ON TC08		SCALE D 55
SIZE CODE D 55		NUMBER TC08-0-1
SHEET 1		REV. F


This drawing and associated items, herein, are the property of Digital Equipment Corporation and shall not be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, or by any information storage and retrieval system, without the prior written permission of Digital Equipment Corporation.



REVISIONS			REVISIONS		
CHK	CHANGE NO	REV	CHK	CHANGE NO	REV
NR	TC08-00001	A	CH	TC08-00015	E
	5 SOPKA 10/2/69			5 MERRLOW 7/8/71	
	2 LAZUKA 12/6/69			4 MERRLOW 7/9/71	
	TC08-00002	B		TC08-00021	F
	K. GATE				
	D. LAZUKA				
	TC08-00004	C			
	B. BOZOS				
	D. LAZUKA				
TC	TC08-00005	D			

DRG	D. SHEPARD	DATE	5/24/69	DIGITAL EQUIPMENT CORPORATION MAYFIELD, MASSACHUSETTS
APP	R. MERRLOW	DATE	5/24/69	
CHK	D. LAZUKA	DATE	5/24/69	TITLE
CHK	D. LAZUKA	DATE	5/2/69	STATUS *A*
CHK	F. LASKEY	DATE	5/2/69	
FIRST USED ON				
TC08				
SCALE	D BS	TC08-0-2	NUMBER	REV. F
SHEET 1	OF 1	DIST		










This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.



REVISIONS			REVISIONS		
CHK	CHANGE NO.	REV	CHK	CHANGE NO.	REV
NR	TC08-02201	A		TC08-00020	F
	R SCFMA 10-2-69				
	D LAZUKA 10-6-69				
	TC08-02205	B		TC08-00022	F
	A WASHINGTON			M POIRIER 3/30/72	
	D LAZUKA 4-14-70			TC08-02206	C
	TC08-02206	C		TC08-00026	H
	A WASHINGTON 4-24-70			M POIRIER 4-24-72	
	D LAZUKA 4-24-70			A Thacker 10/17/72	
	TC08-00012	D			
	ADS				
	D LAZUKA 7/7/71				

DRN D. SHEPARD	DATE 6/24/69		EQUIPMENT CORPORATION MILFORD MASSACHUSETTS
CHKD N. REAULT	DATE 6/24/69		
ENGR D. LAZUKA	DATE 6/24/69	TITLE 7P GEN	
PROJ ENG D. LAZUKA	DATE 9/2/68		
CHKD J. LASKEY	DATE 9/2/68		
FIRST USED ON TC08		SIZE CODE D ES	NUMBER TC08-0-3
SCALE			REV. M
SHEET 1 OF 1	DIST		

This drawing and specifications, forms, are the property of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part without the written consent of Digital Equipment Corporation.







* ALL SYSTEMS 3 MICRO SEC

REVISIONS			REVISIONS		
CHK	CHANGE NO	REV	CHK	CHANGE NO	REV
NR	1008-00001	3	-	1008-00001	E
R	OFF 12-2-63				
2	LAZ KR 12-8-63				
FD	1008-00005	B			
A	1008-00005				
GH	1008-00014	1G			
K	1008-00014				
L	1008-00017	1D			
N	1008-00017				
L	1008-00017				

DESIGNED BY D. SHEPARD	DATE 6/24/63	 EQUIPMENT CORPORATION MAYFIELD, MASSACHUSETTS
OWNED BY N. REARL	DATE 1/24/68	
ENG. D. LAZUKA	DATE 2/24/63	TITLE ERRORS
PROJ. ENG. D. LAZUKA	DATE 2/2/63	
PROD. F. LASKY	DATE 3/2/63	
FIRST USED ON TC008		
SCALE 1 OF 1		
SHEET	OF 1	
DIST		

This drawing and its dimensions herein are the property of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part without the express written permission of the manufacturer or any of its agents.

750 OHMS
1/4 5%
.01UF
330 OHMS
1/4 5%
+5VDC







750 OHMS
1/4 5%
.01UF
330 OHMS
1/4 5%
+3V H
+5VDC

REVISIONS		
CHK	CHANGE NO.	REV.
CH	TCCB-0003	A
N. LEGERE		
TCCB-00023		
KIRK		

DRN D SHEPARD	DATE 5-2-69	
CHK N REAULT	DATE 5-3-69	
ENG D LAZUKA	DATE 9-2-69	TITLE MARK TRACK DECODE
PRD F LASKEY	DATE 9-2-69	
FIRST USED ON TCCB		
SCALE D BS	SIZE CODE TC08-0-7	NUMBER B
SHEET 1 OF 1		


























This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part without the written permission of Digital Equipment Corporation.



REVISIONS		
CHK	CHANGE NO.	REV.
PD	IC29-22005	A
	LAZUKA 4-15-72	
	D LAZUKA 4-14-72	
	IC29-22004	B
	LAZUKA 5-2-72	

DRN D. SHEPARD	DATE 5/24/72	digital EQUIPMENT CORPORATION MASSACHUSETTS
CHWD N. PHEAULT	DATE 5/24/72	
ENG. C. LAZUKA	DATE 5/24/72	TITLE IC 29 BUS DATA READ WRITE AMPS
PROJ. ENG. C. LAZUKA	DATE 5/24/72	
PROD. E. LASKEY	DATE 5/24/72	
FIRST USED ON		
TC09	SIZE CODE	NUMBER
SCALE	REV.	REV.
SHEET 1	OF 1	DES. IC29-2-10

PLEASE NOTE: ALL I/O BUS CONNECTORS ARE TO BE MOUNTED ON THE FRONT PANEL OF THE UNIT. THE I/O BUS CONNECTORS ARE TO BE MOUNTED ON THE FRONT PANEL OF THE UNIT.



***-05 FOR TU56 CR, FOR TU55

CHK	CHANGE NO.	REV
NR	T-08-02001	P
	R SUKKA 11-2-59	
	D LIZUKA	
	TC03-02004	B
	CC-11-02-5	
	SARHI	
	<i>Shigeru Elster</i>	

DRG D. SHEPARD	DATE 5/24/68	
DRG R. WAREHOUT	DATE 5/24/68	
ENR D. LIZUKA	DATE 5/24/68	TITLE
PROJ ENG D. LIZUKA	DATE 11/2/69	I/O BUS CONNECTORS
PROG F. LASKY	DATE 5/2/69	
FIRST USED ON		
TC03	SIZE CODE	NUMBER
SCALE	D. I.C.	TC03-0-12
SHEET 1	OF 1	DIST

DWG NO MU K-PL-TC08-0-13	REV F
--------------------------------	----------

CHK	CHANGE NO.	REV.
<i>D</i>	TC08-00002	A
<i>D</i>	TC08-00004	B
<i>D</i>	TC08-00006	C
<i>D</i>	TC08-00014	D
<i>NARHI</i>	TC08-00021	E
<i>NARHI</i>	TC08-00023	F
<i>KIRK</i>	TC08-00028	G

DRN. <i>For a Day</i>	DATE <i>6-2-72</i>
CHK'D <i>M...</i>	DATE <i>...</i>
ENG <i>...</i>	DATE <i>...</i>
PROJ. ENG. <i>...</i>	DATE <i>...</i>
PROD. <i>...</i>	DATE <i>7-12-72</i>
FIRST USED ON	
SCALE NONE	
SHEET 5 OF 9	

digital EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

TITLE
MODULE UTILIZATION + PARTS LIST

SIZE	CODE	NUMBER	REV.
K	MU PL	TC08-0-13	F

MODULE UTILIZATION LIST			TC08	REVI	7-JUL-71	21112	PAGE 3			
LOC	TYPE	SECT	DWG-SHEET-COORDS			SECT	DWG-SHEET-COORDS	UNUSED	MODULE	SECTIONS
B04	M623	D1	TC11-1-176,150			H2	TC11-1-116,150	V1	U1	U2
		K1	TC11-1-156,150			N2	TC11-1-96,150			
		R1	TC11-1-136,150							
B05	M623	D1	TC11-1-62,90			H2	TC11-1-42,150	V1	U1	U2
		K1	TC11-1-42,90			N2	TC11-1-42,30			
		R1	TC11-1-62,150							
B06	M111	B1	TC10-1-176,30			D2	TC10-1-32,30	V2		
		E1	TC10-1-158,30			F2	TC10-1-176,100			
		H1	TC10-1-140,30			J2	TC10-1-158,100			
		K1	TC10-1-122,30			L2	TC10-1-140,100			
		M1	TC10-1-104,30			N2	TC01-1-110,90			
		P1	TC10-1-86,30			R2	TC05-1-40,30C			
		S1	TC10-1-68,30			T2	TC01-1-30,260			
		U1	TC10-1-50,30							
B07	M207	E1	TC02-1-140,20			H2	TC02-1-140,60			
		L1	TC02-1-140,100			P2	TC07-1-140,140			
		S1	TC02-1-88,20			V2	TC02-1-88,60			
B08	M113	C1	TC08-1-190,107			F1	TC08-1-132,107	U1		
		F2	TC08-1-76,47			K1	TC08-1-76,107			
		K2	TC02-1-118,210			N1	TC08-1-190,47			
		N2	TC02-1-108,210			S1	TC08-1-132,47			
		S2	TC01-1-33,230			V1	TC05-1-45,278			
		V2	TC04-1-100,150							
B09	M206	E1	TC08-1-170,120			H2	TC08-1-112,120			
		L1	TC08-1-54,120			P2	TC08-1-170,60			
		S1	TC08-1-112,60			V2	TC08-1-56,60			
B10	M627	E1	TC05-1-83,70			J2	TC04-1-90,260	V1	U1	P2
		L1	TC05-1-54,100			S1	TC04-1-160,150			
		V2	TC01-1-120,260							
B11	M119	D1	TC05-1-66,170			H2	TC05-1-76,193			
		J1	TC05-1-57,70			M2	TC05-1-160,295			
		N1	TC05-1-55,40			S2	TC02-1-36,170			
		U1	TC05-1-65,47			V1	TC05-1-100,140			
B12	M117	E1	TC05-1-86,170			J2	TC04-1-54,35	V1		
		L1	TC05-1-76,170			P2	TC04-1-73,62			
		S1	TC04-1-140,59			U1	TC04-1-192,309			
		V2	TC04-1-119,61							
B13	M206	E1	TC04-1-170,220			H2	TC04-1-170,245			

MODULE UTILIZATION LIST			TC08	REVI	7-JUL-71	21112	PAGE 4			
LOC	TYPE	SECT	DWG-SHEET-COORDS			SECT	DWG-SHEET-COORDS	UNUSED	MODULE	SECTIONS
B13	M206	L1	TC04-1-170,270			P2	TC04-1-130,180			
		S1	TC04-1-130,220			V2	TC04-1-130,260			
B14	M206	E1	TC02-1-140,210			P2	TC02-1-177,210	L1	H2	
		S1	TC03-1-130,300			V2	TC03-1-176,300			
B15	M113	F1	TC03-1-140,30			F2	TC03-1-116,31	V1	U1	V2
		K1	TC04-1-146,150			N1	TC05-1-40,40	N2	K2	C1
		S1	TC05-1-170,140			S2	TC05-1-158,260			
B16	M602	F2	TC03-1-102,60			L2	TC03-1-100,185			
B18	G888	J2	TC10-1-100,240			U2	TC10-1-160,300			
B19	M332	A2	TC10-1-85,270					A1		
B20	G888	J2	TC10-1-100,240			U2	TC10-1-100,300			
B21	G879	P1	TC05-1-0,0			P1	TC06-1-0,0			
B22	M633	U2	TC02-1-40,270					N2	H2	R1
B23	M305	D2	TC02-1-172,286			E2	TC02-1-162,286	F2		
		H2	TC02-1-152,286			J2	TC02-1-142,286			
		K2	TC02-1-132,286			L2	TC02-1-122,286			
		M2	TC02-1-122,286			N2	TC02-1-112,286			
		P2	TC02-1-102,286			R2	TC02-1-92,286			
		S2	TC02-1-82,286			T2	TC02-1-72,286			
		U2	TC02-1-62,286			V2	TC02-1-42,286			
C02	M101	B1	TC11-1-186,210			E1	TC11-1-176,210			
		F2	TC11-1-156,210			H1	TC11-1-166,210			
		J2	TC11-1-96,210			K1	TC11-1-156,210			
		L2	TC11-1-86,210			M1	TC11-1-146,210			
		N2	TC11-1-76,210			P1	TC11-1-136,210			
		R2	TC11-1-66,210			S1	TC11-1-126,210			
		T2	TC11-1-56,210			U1	TC11-1-116,210			
V2	TC11-1-46,210									
C03	M101	B1	TC11-1-186,270			E1	TC11-1-176,270	V2	T2	R2
		F2	TC11-1-156,270			H1	TC11-1-166,270			

MODULE UTILIZATION LIST			TC08	REVI	7-JUL-71	21:12	PAGE 5			
LOC	TYPE	SECT	DWG-SHEET=COORDS			SECT	DWG-SHEET=COORDS	UNUSED	MODULE	SECTIONS
C03	M101	J2	TC11-1-98,270			K1	TC11-1-136,270			
		L2	TC11-1-89,270			M1	TC11-1-146,270			
		N2	TC11-1-78,270			P1	TC11-1-138,270			
		S1	TC11-1-128,270			U1	TC11-1-118,270			
C04	M103	B1	TC01-1-170,70			K1	TC01-1-129,30	V1	N1	
C05	M103	B1	TC01-1-70,80			K1	TC01-1-30,30	V1	N1	
C06	M111	B1	TC10-1-122,100			D2	TC10-1-140,180			
		E1	TC10-1-104,100			F2	TC10-1-122,180			
		M1	TC10-1-89,100			J2	TC10-1-104,180			
		K1	TC10-1-64,100			L2	TC10-1-86,180			
		M1	TC10-1-53,100			N2	TC01-1-127,110			
		P1	TC10-1-32,100			R2	TC01-1-30,90			
		S1	TC10-1-176,100			T2	TC01-1-110,120			
		U1	TC10-1-156,100			V2	TC01-1-90,120			
C07	M207	E1	TC02-1-89,100			M2	TC02-1-88,140	V2	S1	
		L1	TC02-1-89,180			P2	TC02-1-140,180			
C08	M121	E1	TC08-1-190,227			J2	TC08-1-190,167	V1		
		L1	TC08-1-132,227			P2	TC08-1-132,167			
		S1	TC08-1-78,227			U1	TC01-1-180,280			
		V2	TC08-1-79,167							
C09	M206	E1	TC08-1-170,240			M2	TC08-1-112,240			
		L1	TC08-1-54,240			P2	TC08-1-170,180			
		S1	TC08-1-112,180			V2	TC08-1-56,180			
C10	M121	E1	TC08-1-176,277			J2	TC09-1-30,103	V1	U1	
		L1	TC08-1-118,277			P2	TC06-1-175,252			
		S1	TC08-1-62,277			V2	TC09-1-32,230			
C11	M113	C1	TC04-1-150,35			F1	TC04-1-130,35	V1	U1	
		F2	TC04-1-158,82			K1	TC04-1-120,35			
		K2	TC09-1-110,50			N1	TC04-1-114,58			
		N2	TC04-1-130,250			S1	TC04-1-130,82			
		S2	TC04-1-74,127			V2	TC04-1-70,150			
C12	M119	D1	TC03-1-35,223			M2	TC09-1-90,50			
		J1	TC04-1-119,105			M2	TC03-1-30,40			

MODULE UTILIZATION LIST			TC08	REVI	7-JUL-71	21:12	PAGE 6			
LOC	TYPE	SECT	DWG-SHEET=COORDS			SECT	DWG-SHEET=COORDS	UNUSED	MODULE	SECTIONS
C12	M119	N1	TC04-1-84,35			S2	TC03-1-80,37			
		U1	TC04-1-74,35			V1	TC04-1-64,35			
C13	M111	B1	TC04-1-44,60			D2	TC05-1-73,216			
		E1	TC05-1-140,140			F2	TC05-1-140,260			
		M1	TC05-1-120,140			J2	TC05-1-117,299			
		K1	TC05-1-140,200			L2	TC05-1-97,290			
		M1	TC05-1-120,200			N2	TC03-1-51,246			
		P1	TC03-1-69,95			R2	TC09-1-37,60			
		S1	TC04-1-54,200			T2	TC09-1-187,80			
		U1	TC04-1-67,175			V2	TC02-1-165,185			
C14	M206	E1	TC08-1-170,300			M2	TC08-1-112,300	V2		
		L1	TC08-1-56,300			P2	TC03-1-65,260			
		S1	TC05-1-36,240							
C15	M113	C1	TC05-1-150,47			F1	TC05-1-140,40	V1		
		F2	TC09-1-40,37			K1	TC05-1-142,70			
		K2	TC09-1-190,50			N1	TC03-1-70,30			
		N2	TC09-1-180,140			S1	TC03-1-72,60			
		S2	TC03-1-65,235			U1	TC03-1-194,260			
		V2	TC02-1-158,152							
C16	M627	E1	TC03-1-59,290			J2	TC05-1-120,260	V1	U1	
		L1	TC03-1-50,290			P2	TC01-1-100,290			
		S1	TC03-1-100,30			V2	TC03-1-150,31			
C17	M111	B1	TC01-1-100,260			D2	TC03-1-137,82	V2	L2	U1
		F2	TC03-1-99,82			M1	TC05-1-37,76	E1		
		J2	TC06-1-124,295			K1	TC05-1-97,165			
		M1	TC05-1-167,145			N2	TC09-1-27,130			
		P1	TC01-1-60,280			R2	TC09-1-177,170			
		S1	TC01-1-55,157			T2	TC08-1-70,300			
C18	M228		TC07-1-0,0							
D02	M903	A1	TC12-1-75,20			A2	TC12-1-32,20			
D03	M903	A1	TC12-1-75,55			A2	TC12-1-32,55			
D04	M903	A1	TC12-1-75,90			A2	TC12-1-32,90			
D05	M903	A1	TC12-1-75,125			A2	TC12-1-32,125			

MODULE	TYPE	SECT	TC08 DWG-SHEET-COORDS	SECT	TC08 DWG-SHEET-COORDS	UNUSED MODULE SECTIONS
D05	M903					
D06	M903	A1	TC12-1-75,160	A2	TC12-1-32,160	
D07	M161	R1	TC02-1-34,70			
D08	M207	E1	TC09-1-136,180	H2	TC09-1-136,290	
		L1	TC09-1-96,180	P2	TC09-1-96,290	
		S1	TC09-1-56,180	V2	TC09-1-56,290	
D09	M121	E1	TC09-1-145,150	J2	TC09-1-145,260	V1
		L1	TC09-1-103,150	P2	TC09-1-103,260	
		S1	TC09-1-65,150	U1	TC02-1-170,130	
		V2	TC09-1-65,260			
D10	M119	J2	TC04-1-57,195	P2	TC03-1-50,100	U1
		V1	TC04-1-192,295	V2	TC09-1-160,50	
D11	M206	E1	TC01-1-180,140	H2	TC01-1-180,170	
		L1	TC01-1-140,230	P2	TC04-1-170,50	
		S1	TC01-1-180,230	V2	TC04-1-170,100	
D12	M627	E1	TC01-1-147,160	J2	TC09-1-60,50	V1 U1
		L1	TC01-1-77,160	P2	TC09-1-104,73	
		S1	TC01-1-80,120	V2	TC01-1-100,144	
D13	M602	F2	TC01-1-150,130	L2	TC01-1-150,210	
D14	M307	H2	TC03-1-80,160	K1	TC03-1-49,150	
D15	M401	E2	TC03-1-178,260			
D16	M302	T2	TC06-1-73,255			F2
D17	M602	F2	TC01-1-58,135	L2	TC04-1-38,40	
D18	M228		TC07-1-0,0			
D19	M112	A1	TC04-			
		F1	TC04-			

K1, M1, S1, U1, V1
 F1, R1, N1, L1, V2

TYPE	USED	SECT USED	TC08 SECT LEFT	DESC
G821	1	1	1	
G879	0	SPEC	MDD	
G888	5	10	0	READER/WRITER
M101	2	23	7	JUDGE GATE
M103	2	4	4	
M111	5	65	15	
M113	6	58	14	JUDGE GATE
M115	2	16	0	8-3 INPUT NAND GATES
M117	2	14	2	8-4 NAND GATES
M119	1	4	1	8-INPUT NAND GATES
M121	3	20	4	X OR GATES
M161	2	2	0	BINARY TO OCTAL/DECIMAL DECODER
M206	7	39	3	SIX FLIP-FLOPS
M207	3	16	2	FLIP-FLOP
M228	1	SPEC	MDD	
M302	2	3	1	ONE SHOT DELAY
M307	1	2	0	
M401	1	1	0	CLOCK
M502	1	1	1	NEGATIVE INPUT CONVERTER
M602	4	8	0	PULSE GENERATOR
M623	4	21	11	JUDGE GATE
M677	4	23	9	8-4 NAND GATES
M633	2	7	5	JUDGE GATE
M903	10	20	0	
M916	2	4	0	CONNECTOR BOARD
W005	1	14	1	CLAMP LOAD
W023	1	1	0	CONNECTOR BOARD
W032	2	2	2	CONNECTOR BOARD
M112	1	1	8	NOR GATE


DRWG NO

REVLTR

K-WL-TCØ8-Ø-14

T

REVISIONS			
REV LTR	ECO NO	DATE	ENG
A	TCØ8-00001	11-17-69	W
B	TCØ8-00002	11-17-69	W
C	TCØ8-00004	11-17-69	W
D	TCØ8-00005	3-27-70	AZ
E	TCØ8-00006	4-24-70	W
F	00008	7-7-70	W
H	TCØ8-00009	1-30-71	W
J	TCØ8-00010	10-11-70	W
K	TCØ8-00012	11-12-70	W
L	TCØ8-00014	2-11-71	W
M	TCØ8-00015	6-10-71	W
N	TCØ8-00016	6-11-71	W
P	TCØ8-00018	8-25-71	W
R	TCØ8-00021	1-1-71	W
S	TCØ8-00023	1-23-71	W
T	TCØ8-00026	10-24-71	W

DRAWN <i>G. K. ...</i>		DATE 6/12/69		 EQUIPMENT CORPORATION MAYNARD MASSACHUSETTS	TITLE WIRE LIST TCØ8	
CHECKED <i>H. ...</i>		DATE 6/25/69			FOR TAPE* FILE*	
ENG <i>H. ...</i>		DATE 1-25-71			SIZE	DWG NO.
PROJ ENG <i>H. ...</i>		DATE 1-25-71			K WL TCØ8-Ø-14	
PROD <i>H. ...</i>		DATE 9/15/69		ASSY NO	REV LTR	
SCALE NONE				SHEET 1 OF 1		DIST

**DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS**

DATE 9-29-69

TITLE TC08 & TC08N CHECKOUT PROCEDURES

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE
A		TC08-00005	LAZUKA	3-27-70	L. S.	4-17-70
B		TC08-00003	NARHI	12-19-70	L. S.	1-22-71

A. EQUIPMENT REQUIREMENTS

1. TC08 Back Panel
2. TC08 Indicator System
3. TC08 or TC08N Module Kit
4. TC08 and TC08N Logic Prints
5. Set of TC01 Maindec's
6. 783 Power Supply or Equivalent
7. 716 Indicator Supply
8. Minimum of 1 TU55 or TU56 Transport
9. Dual Trace Scope

B. PRELIMINARY CHECKS

1. With all other modules removed, plug in the G821 power regulator and connect the power OK indicator across pins B01M2 and B01M2.
2. Inspect panel for discrepancies such as power bus shorts, broken module blocks, broken wires, bent or pushed in pins, and correct installation of the WRTM - normal switch.
3. By using a Mate-N-Lok connector, connect power to the regulator and apply power to the empty panel and check power bus for correct voltage.
4. Connect the 716 power supply to the indicator system and install cables. Power up the empty logic panel and the indicator system. All indicators except those that are deliberately tied to ground should be ON.

C. PRELIMINARY CHECKS AND SETUP

1. Plug in all modules and cables.
2. Test power clear for correct operation.

ENG	D. Lazuka	APPD	SIZE	CODE	NUMBER	REV
			A	SP	TC08-0-16	B

CONTINUATION SHEET

TITLE TC08 & TC08N CHECKOUT PROCEDURE

7. By removing the G888 in slot A18 and adding a temporary jumper between D14K2 and D14U1, and also changing address 13 of the previous program to ALL ZERO's!! The program may be used to fire the SP DY which should now be set to the value noted on the prints. After the SP DY is set, remove the jumper, insert the G888 back into slot A18, and replace the original contents of address 13 (0400). NOTE THE LOWER SWITCH ON REV B M307 SHOULD BE SET TO POSITION 4
8. By adding the following instructions to the previous program, a tape rocking program can be produced. Start program at location 16.

```

0016 7600 CLA
0017 1023 TAD
0020 6766 DTLA
0021 5000 JMP START
0022 7402 HLT I/O SKIP
0023 0200
    
```

9. By using the following program the write timing and mark track clock may be enabled:

```

Start 0000 1004 TAD
0001 6766 DTLA
0002 6764 DTXA
0003 5002 JMP .-1
0004 0200
    
```

Place unit 8 on-line and write enabled. Place WRTM normal switch in the WRTM position. Start the program. The clock should be set to the value noted on the prints.

D. BASIC TESTING

1. The TC01 basic exerciser (Maindec-08-D3RB-D) provides a comprehensive test procedure. The tests also follow in a logical sequence of testing. If this sequence is followed, checkout time and problems will be held to a minimum.
2. After all tests of the basic exerciser have been run correctly, the DECTape formatter (DEC-08-EUFA-D) should be run.
3. DECTrex 1 (Maindec-08-D3RA-D) should be made to run error free.
4. The DECTape Library System (DEC-08-SUAL-1A) should now be tried. And made to run correctly.

ENG	Dave Lazuka	APPD	SIZE	CODE	NUMBER	REV
			A	SP	TC08-0-16	B

CONTINUATION SHEET

TITLE TC08 & TC08N CHECKOUT PROCEDURE

3. Key in the following instructions

LOCATION	CODE	MNEUMONIC
0000	7604	LAS
0001	0010	AND (0017)
0002	1011	TAD (6760)
0003	3005	DCA
0004	1012	TAD (0400)
0005	7402	HLT
0006	5000	JMP START
0007	7402	HLT I/O SKIP
0008	0017	
0011	6760	
0012	0400	

This program will execute IOT instructions to device 76 or 77 IOPS 1, 2, or 4 under control of AC switch bits 8-11.

4. The IOT decoding should not be tested. By watching the outputs of the IOT decoder with a scope and placing the IOP in the switch register.
5. Place 0004 in the switch and set the XSA DY to the value noted on the prints.
6. Key in the following program:

```

Start 0000 7604 LAS
0001 7040 CMA
0002 3015 DCA
0003 2014 ISZ
0004 5003 JMP .-1
0005 2015 ISZ
0006 5003 JMP .-3
0007 1013 TAD
0008 6764 DTXA
0011 5000 JMP (START)
0012 7402 HLT I/O SKIP
0013 0400
0014 0000
0015 0000
    
```

This program causes the direction bit to XORED at a rate determined by the contents of the switch register. This program generates UM and also fires the XSA DY which should now be set to the value noted on the prints. NOTE THE UPPER SWITCH ON REV B M307 SHOULD BE SET TO POSITION 1

ENG	D. Lazuka	APPD	SIZE	CODE	NUMBER	REV
			A	SP	TC08-0-16	B

CONTINUATION SHEET

TITLE TC08 & TC08N CHECKOUT PROCEDURE

E. ELEVATED TEMPERATURE TESTING

1. The control must run DECTrex 1 for ONE hour error free at 55° centigrade.

F. LIFE TESTING




1. With all of the transports being shipped with the system, DECTrex 1 should be run for a minimum of ONE hour per transport.

G. CLEANUP AND ADDITIONAL TESTS

1. Checkout of the control is now complete.
2. Most DECTape systems are shipped in a cabinet and the system must be run after its installation in the cabinet before acceptance.

ENG	Dave Lazuka	APPD	SIZE	CODE	NUMBER	REV
			A	SP	TC08-0-16	B

This drawing and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part in the design for the manufacture or sale of items without written permission.




NOTE: * SIGNAL DOES NOT EXIST AS SUCH BUT IS A GRAPHIC REPRESENTATION OF TIME AND FUNCTION.

REV	
CHK	
CHANGE NO	
REVISIONS	

QTY	DESCRIPTION	PART NO	ITEM NO
PARTS LIST			
UNLESS OTHERWISE SPECIFIED		digital EQUIPMENT CORPORATION	
UNLESS OTHERWISE SPECIFIED		TITLE	
DIMENSIONS IN INCHES		TC08 TIMING	
TOLERANCES		SCALE	
DECIMALS FRACTIONS ANGLES		DITD	
= .005 = .010 = .015 = .020 = .030 = .040 = .050		NUMBER	
FINAL SURFACE QUALITY		TC08-0-17	
REMOVE BURRS AND BREAK SHARP CORNERS		REV	
MATERIAL		DIST	
FINISH		SHEET	
FIRST USED ON		OF	

This drawing and specifications, herein, and the project is the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part in any way without the prior written permission of Digital Equipment Corporation.

- NOTES
1. ALL WIRE TO BE #14 AWG STRI TEFL INS
 2. 230V AC USE FOR COMPUTER CONTROL
 3. 115V AC USE FOR COMPUTER CONTROL
 4. WIRE POWER CONTROL FOR REMOTE POWER TURN ON.
 5. REWIRE JUMPEKS IN 721 POWER SUPPLY FOR 230V AC.



REV NO	CHG NO	CHK	DEC FORM NO 970 396	8	7	6	5	4	3	2	1	FIRST USED ON OPTION/MODEL TC38		DO NOT SCALE DRAWING UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES		DATE	DATE	PART'S LIST		 DIGITAL EQUIPMENT CORPORATION 300 MAIN STREET, MAYNARD, MASSACHUSETTS 01940	TITLE TU56 SYSTEM AC POWER WIRING (TU56 ONLY)	SIZE CODE D10	NUMBER 10	REV D									
												ENG	DATE	DATE	DATE	DATE	DATE	DATE	DATE						DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE
												PROJ. ENG.	DATE	DATE	DATE	DATE	DATE	DATE	DATE						DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE
												MATERIAL		NEXT HIGHER ASSY		SCALE		SHEET		DIST													
												FINISH				2 OF 2		2 OF 2															

It is the policy of the manufacturer to supply the drawings of this equipment to the user of this equipment. It is the user's responsibility to insure that the drawings are used in accordance with the instructions and specifications of the manufacturer.

61-2-20010102

NOTES
 1. ALL WIRES TO BE #14 AWG STRD TEF INS.
 2. +10 USED ONLY FOR TUS5'S

D

C

B


A

D

C

B

A



1	2	3
0	0	0
4	5	6
7	8	9
10	11	12
0	0	0

DC CONN

1,2,3 4&5 = GND
 6,7,8&9 = +5
 10 = +10
 11 = -15
 12 = NU

FIG A
 H721 POWER CONNECTIONS

REV	NO	DATE	BY
1	1	1/1/71	LLJ/USA
2	1	1/1/71	LLJ/USA
3	1	1/1/71	LLJ/USA

FIRST USED ON OPTION/MODEL
 TC08

DO NOT SCALE DRAWING UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES	DRY CHKD ENG PROL ENG PRD	DATE DATE DATE DATE DATE	DATE DATE DATE DATE DATE
TOLERANCES DECIMALS FRACTIONS ANGLES ± .005 ± .154 ± 0°30'	MATERIAL FINISH	NEXT HIGHER ASSY D-L-T 208-2-2	SCALE SHEET 1 OF 1
TITLE TC08 SYSTEM D.C. POWER WIRING (TUS6 OR TUS5)		PARTS LIST CORPORATION	
SIZE/CODE DICTC08-2-19		NUMBER 6	

DICTC08-2-19

This drawing and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced, stored in a retrieval system, or used in any form or by any means, without the prior written permission of Digital Equipment Corporation.


CONNECTION TABLE FOR TU55/TU56 TO TU55/TU56

CABLE TYPE	FROM		TO	
	TU55	TU56	TU55	TU56
7005152	AB02 AB03	AB10 OR AB11	AB02 OR AB03	AB10 OR AB11
7005151	A05 OR A06	A06 OR A07	A05 OR A06	A06 OR A07
BC02X03	NOT USED	A06 OR A07	NOT USED	A06 OR A07

CONNECTION TABLE FOR TU55/TU56 TO TC08

CABLE TYPE	TU55 LOCATION	TU56 LOCATION	TC08 LOCATION
7005152	AB02 OR AB03	AB 2 OR AB 1	AB19
7005151	A05 OR A06	A06 OR A07	A24
7006223	NOT USED	A06 OR A07	A24

NOTE:
WHEN INTERMIXING TU55'S WITH TU56'S, TU56'S MUST ALWAYS BE FIRST AFTER THE TC08 WHEN CABLEING UP THE SYSTEM, EG TC08 → TU56 → TU55
TD TC08 → TU56 → TU55



REVISIONS	DATE	BY	CHKD
1			
2			

FIRST USED ON OPTION/MODEL
TC08

DO NOT SCALE DRAWING
UNLESS OTHERWISE SPECIFIED
DIMENSION IN INCHES
TOLERANCES
DECIMALS FRACTIONS ANGLES
± .005 ± .001 ± .030
FINAL SURFACE QUALITY
REMOVE BURRS AND BREAK SHARP CORNERS

QTY	DESCRIPTION	PART NO	ITEM NO
	PARTS LIST		
	DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS		
	TITLE TC08 SYSTEM CABLE CONFIGURATION		
	NEXT HIGHER ASSY A-M-L-TC08-0-0		
	SCALE 1:1		
	SHEET 1 OF 1		

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS
TC08-0-20


This drawing and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced, copied or used in whole or in part in any form without the written permission of Digital Equipment Corporation.

12-0-000-00002


- NOTES:
1. 472 WLET'S BELONG TO A-2
77A SHEETS - 15 OF 15
 2. TRAY SPURTS #2 AND JONES
STRIP #1000
CAB #1000
ONLY #1000 ALSO #1000
THAT #1000 IS #1000
#1000 IS #1000
 3. FOR USE TO TUBES USE
BAY 1, 2, 3, 4, 5, 6, 7, 8
TRAY SPURTS #1000
#1000 IS #1000
OR #1000 IS #1000
#1000 IS #1000
 4. AC CHANNEL #1000
CHANNEL #1000

REAR VIEW (REF)


FRONT VIEW (REF)




FRONT VIEW WITH 3 TUS5'S OR LESS



REAR VIEW



VIEW A-A



FRONT VIEW WITH 4 OR MORE TUS5 TRANSPORTS

REV	CHANGE NO	DATE	BY	CHKD
1	1	12-0-000-00002		
2	2	12-0-000-00002		
3	3	12-0-000-00002		
4	4	12-0-000-00002		
5	5	12-0-000-00002		
6	6	12-0-000-00002		
7	7	12-0-000-00002		
8	8	12-0-000-00002		

FIRST USED ON OPTION/MODEL
TC08

DO NOT SCALE DRAWING
UNLESS OTHERWISE SPECIFIED
DIMENSION IN INCHES
TOLERANCES
DECIMALS FRACTIONS ANGLES
± .005 ± .004 ± 0°00'
FINAL SURFACE QUALITY
REMOVE BURRS AND BREAK SHARP EDGES
MATERIAL
FINISH

QTY	DESCRIPTION	PART NO.	REV
digital EQUIPMENT CORPORATION			
TC08 SYSTEM CABINET LAYOUT			
NEXT - OTHER ASSY		SUPERCODE	
D-0-TC08-2-2		D-ATC08-2-21	
SCALE	SHEET	OF	DS

12-0-000-00002

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE 10/2/70

TITLE TC88 Acceptance Procedure

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG Larry Nash	APPD <i>L. Nash</i>	SIZE A	CODE SP	NUMBER TC08-0022	REV
----------------	---------------------	---------------	----------------	-------------------------	-----

315705

CONTINUATION SHEET

TITLE TC88 Acceptance Procedure

Purpose: To define the procedure to accept a TC88, DECTape controller for shipment.

Test hardware:

- 1) A PDP-8 family computer
- 2) One or more TU35 or TU56 tape transports
- 3) TC88 indicator panel
- 4) 716 indicator supply
- 5) 783 or equivalent supply
- 6) A TC88 or TC88-1 depending on the computer output bus polarity

Test Software:

- 1) TC01 Basic Exerciser
- 2) TC01 Random Exerciser

Procedure:

- 1) Make sure all ECO's have been installed
- 2) Perform QC inspection
- 3) Make the Basic Exerciser run on each transport
- 4) Run the Random Exerciser for a minimum of one hour for each drive that is to be shipped with the system. No errors are acceptable.
- 5) Run DECTape formatter program on each drive.
- 6) If the system has extra memory, run the DECTape Extended Memory Exerciser for 1/2 hour per drive transport.
- 7) If the system has any other Data Entry devices, run the DM01 Exerciser for a minimum of 1/2 hour.
- 8) Any standard DECTape system software may be run in acceptance at the operators discretion.

Shipping Software:

- 1) All DECTape MAINT/DECS
- 2) Complete set of DECTape system software including Library system tapes.
- 3) TC88 Print set of the latest revision.

SIZE A	CODE SP	NUMBER TC08-0022	REV
---------------	----------------	-------------------------	-----

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE 10/1/70

TITLE TC08 Engineering Specification

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

Table of Contents

- 1.1 General Description
 - 1.1.1 A Computer Peripheral
 - 1.1.2 Stores Digital Data on 3/4 Inch Magnetic Tape
 - 1.1.3 Stores Data in a Three Track Serial/Parallel Format
 - 1.1.4 Data Can Be Accessed in Blocks
 - 1.1.5 Data Can Be Accessed in Both Directions
- 1.2 Operational Description of DECTape
 - 1.2.1 The Tape Surface Recording Format
 - 1.2.1.1 DECTape Heads and Tape Tracks
 - 1.2.1.2 Tape Recording Format
 - 1.2.2 The DECTape Architecture
 - 1.2.2.1 The Control Section
 - 1.2.2.2 The Data Transfer Section
 - 1.2.2.3 The Formatter Section
- 1.3 TC08 Operator Controls and Indicators
- 1.4 Programming Examples
 - 1.4.1 Automatic Search
- 1.5 Equipment Description
 - 1.5.1 Hardware
 - 1.5.2 Environmental Requirements
 - 1.5.3 Power Requirements

ENG	L. Narhi	APPD	<i>[Signature]</i>	SIZE	A	CODE	SV	NUMBER	TC08-1	REV	
-----	----------	------	--------------------	------	---	------	----	--------	--------	-----	--

DEC FORM NO. 16-1022
ORA 108

SHEET 1 OF 50

ENGINEERING SPECIFICATION

000000

CONTINUATION SHEET

TITLE TC08 Specification

1.1 General Description

The DECTape system is a computer peripheral which stores digital data on 3/4 inch magnetic tape in a three track parallel/serial format, with which the data can be accessed in blocks which are read or written in both directions.

1.1.1 A Computer Peripheral

DECTape is a peripheral for the "R" Family of Computers. Each DECTape system consists of a controller and from one to eight tape drives. The controller connects to the computer's I/O bus and communicates to the processor for control and status information; and directly to memory for data information. Each drive connects to the controller through a parallel bus through which both control and data information pass.

There are two controller models and two models of tape drives. Table 1-1 lists these models, and the computer systems on which they are used. Note that the TC08 and TC08-N are functionally identical. Any significant differences will be indicated in the text.

Table 1-1 DECTape Model Numbers

Controller Model	Tape Drive Model	Computer System
TC08	TU55, TU56	PDP-1, PDP-R/E
TC08-N	TU55, TU56	PDP-1, PDP-8

SIZE	A	CODE	SV	NUMBER	TC08-1	REV	
------	---	------	----	--------	--------	-----	--

DEC FORM NO 16-1022
ORA 108

SHEET 4 OF 50

ENGINEERING SPECIFICATION

000000

CONTINUATION SHEET

TITLE TC08 Specification

- 1.6 Adjustment Procedures
 - 1.6.1 Delays and Clock
 - 1.6.2 Setting the Clock
 - 1.6.3 The Unit or Motion Delay
- 1.7 Summary of Statistics

SIZE	A	CODE	SV	NUMBER	TC08-1	REV	
------	---	------	----	--------	--------	-----	--

DEC FORM NO 16-1022
ORA 108

SHEET 2 OF 50

ENGINEERING SPECIFICATION

000000

CONTINUATION SHEET

TITLE TC08 Specification

1.1.2 Stores Digital Data on 3/4 Inch Magnetic Tape

Each transport contains motor, tape heads, and the logic necessary for selection, motion control and data transfer. Each drive can handle 260 foot reels of 3/4 inch 1 mil magnetic tape. Bits are recorded at a density of 350 ± 55 bits per track inch. The tape moves at a speed of 93 ± 12 inches per second, and can store up to 190,000 17-bit words. The TU55 has one drive, and the TU56 has two drives.

1.1.3 Stores Data in a Three Track Serial/Parallel Format

The data in the DECTape system is stored in a parallel format, in that each 17-bit data word is divided into 4 3-bit bytes, and stored in parallel across three data tracks. The system stores the complete 17-bit word serially along the tape in four of these bytes.

1.1.4 Data Can Be Accessed in Blocks

DECTape stores its data words in blocks or groups. Each block can be randomly accessed in that it is identified by a block number or address, and the controller under the direction of the computer can select at random any block to write or read a group of words.

SIZE	A	CODE	SV	NUMBER	TC08-1	REV	
------	---	------	----	--------	--------	-----	--

DEC FORM NO 16-1022
ORA 108

SHEET 4 OF 50



TITLE TC08 Specification

The length, or number of words in each block is pre-determined when the tape itself is formatted. Formatting involves writing a timing track and a mark track on two (non-data) tracks of the tape, and numbering the data blocks. During formatting, the programmer can select the length of the blocks. Once set, the length cannot be changed without destroying data on the tape.

1.1.5 Data Can Be Accessed In Both Directions

Each block can be identified by the computer no matter which way the tape is moving. Further, data can be read or written in either direction. This feature allows the programmer relatively fast search time since the tape does not have to be re-wound before a block can be searched out, and the programmer can begin to write no matter which end of the block appears first. It is important, however, that the programmer read and write the same data in the same direction, or else be prepared to unscramble it in the computer.

1.2 Operational Description of DECTape

Information flow within the DECTape system is determined by the recording format on the tape surface, and the internal architecture of the controller.

SIZE	CODE	NUMBER	REV
A	50	TC08	



TITLE TC08 Specification

The two tracks next to the timing tracks are called mark tracks. These record the instructions which tell the TC08 controller where the tape is and what type of data is stored in the associated information tracks. The information or data tracks are placed in the middle of the tape, where the effect of skew is at a minimum. As are the timing and mark tracks, the data tracks are paired up.

The high reliability of the recording/reading system is because of the way in which the 10 tracks are divided into five pairs of counterparts. That is, corresponding heads for each track are wired in series, and record and write the same information. During reading, the analog sum of the two heads is used to detect the correct value of the bit. Therefore, a bit cannot be misread until the noise on the tape is sufficient to change the polarity of the sum of the signals being read. During writing, corresponding heads record the same information.

In summary, the five pairs of tracks consist of - the timing tracks used to strobe the other tracks, the mark tracks which store instructions, and three data tracks. An 12 bit PDP-8 word, then, used 4 lines of 3 data bits each.

SIZE	CODE	NUMBER	REV
A	50	TC08	



TITLE TC08 Specification

1.2.1 The Tape Surface Recording Format

Two important DECTape features - individually addressable blocks and bidirectional reading and writing, are the result of the tape surface format. This stores not only data, but also instructions telling DECTape what to do with the data.

1.2.1.1 DECTape Heads and Tape Tracks

Both the data and the instructions are stored in, or read from, the magnetic tape through read/write heads which magnetize the tape in one of two directions to represent a "0" or a "1", and read the same information back. There are ten read/write heads distributed along the width of the tape, each head covering a narrow path called a tape track or channel. Figure 1-1 shows a tape stretched over the ten heads to indicate how the width is divided into ten tracks.

The ten tracks and heads are divided functionally into five pairs. The two outside tracks are called timing tracks. On these tracks signals are pre-recorded at a fixed frequency, and used to strobe information into or from the other tracks. The tape controller synchronizes on these pulses.

SIZE	CODE	NUMBER	REV
A	50	TC08	



TITLE TC08 Specification


1.2.1.2 Tape Recording Format

A reel of tape must be pre-formatted before it can be used on the DECTape system. This involves logically dividing the 260 foot length into three zones - two end zones and a recording zone. The end zones are about 11 feet long and are used to wind tape around the heads and to the take-up reel. They never contain any data. The recording zone contains the data.

The recording zone is divided into blocks. Each block will store a specific number of data words and several control words, including its own address or block number. The number of words such a data block will store is determined when the tape is formatted. Normally, one reel is formatted with 1474 blocks, each with 120 12-bit words. However, the total length of the tape is equivalent to 884,736 lines which can be divided into any number of blocks up to 4,096. Complete instructions on how to format a tape are available in the DECTape Formatter. (The number of blocks is limited by this formatter).

SIZE	CODE	NUMBER	REV
A	50	TC08	

TITLE TC08 Specification



NOTE THAT EACH PAIR OF HEADS IS ACTUALLY WIRED IN SERIES, AND TWO WIRES ARE RUN TO A DIFFERENTIAL AMPLIFIER, FOR SIMPLICITY A SINGLE WIRE FOR EACH PAIR IS SHOWN HERE.

Figure 1-1 DECTape Heads and Tape Tracks

SIZE	CODE	NUMBER	REV
A	1	TC08-0-22	

TITLE TC08 Specification

Each data block on the tape has the following characteristics: (fig. 1-2)

1. It is numbered and its number is contained in the data tracks of the block number area at either end of the block. This is to say that the computer can identify a block from its number by approaching the block from either direction. The block can then be read or written into, in either direction.
2. A longitudinal parity checksum is automatically calculated by the controller and deposited into the parity check area of the block. There is a parity check at either end of the block so that the checksum can then be deposited no matter in which direction data has been read or written. When the data is read back, this checksum is re-calculated and compared with the original. Any discrepancy is reported to the computer.
3. Spaces are established to delineate blocks, and within each block, between the block number and the data area, so as to give the computer time to react to the number (i.e. set up the data parameters). The controller

SIZE	CODE	NUMBER	REV
A	1	TC08-0-22	

TITLE TC08 Specification




Figure 1-2 DECTape Recording Format

Showing the Three Zones and a Data Block Expanded to Illustrate Data and Control Areas

SIZE	CODE	NUMBER	REV
A	5	TC08-0-23	

TITLE TC08 Specification

identifies the different areas of a block, as well as the different zones on the tape, from special codes pre-recorded on the mark track. These codes are not seen by the computer, and are of no interest to the programmer except for the function that they perform. A more detailed breakdown of the mark track is given in Chapter 2.

1.2.2 The DECTape Architecture

The organization of the hardware in the controller is studied in three parts - the control, the data transfer section, and the formatter. These are shown in figures 1-3, 1-4, and 1-5.

1.2.2.1 The Control Section

The control section is that logic which comes under the supervision of the program through IOT instruction. (Table 1-2 describes the IOT instructions) It consists of 7 registers and their associated logic. (Table 1-3 summarizes the decoding for each register.) Descriptions of the registers are as follows.

1. The Unit Select Register. A 3-bit register which feeds a binary to octal decoder, which in turn drives eight select lines to the control cable. Each transport can be dialed into a

SIZE	CODE	NUMBER	REV
A	1	TC08-0-22	

TITLE TC08 Specification

particular selection address by means of a switch on the front of the transport. If the number decoded from the Unit Select Register corresponds to the number selected on the switch then that transport will accept motion commands from the controller. If more than one transport is on the same number, then an error flag is posted as soon as an attempt is made to initiate operation.

2. The Motion Register. A 2-bit double buffered register that commands the selected transport to stop, go and move forward or go and move in reverse. Note that each transport remembers its motion, and if it is subsequently unselected without being stopped, it will continue until it is re-selected and stopped, or until it runs out of tape.

3. The Mode Register. This selects either continuous or normal mode for each operation of the function register. The difference in response for each function to the two modes is explained in Table 1-4.

4. The Function Register. This is 3-bits long, and is decoded by a binary to octal converter to select one of a possible seven functions. An explanation of these functions is given in Table 1-4.

SIZE CODE NUMBER REV
A 1 7008 0133

TITLE TC08 Specification

All of these bits 0 to 9 can be read back into the computer under the instruction Read Status A. (DTRA).

The error flags can also be read into the accumulator into AC bits which correspond to the bits shown in Figure 1-3. Further, the DECTape flag is read into accumulator bit 11. Bits 0-6 and bit 11 are known collectively as Status B. The IOT instruction which reads them is called DTRB.

In Summary, the Status A registers are set under IOT command. They determine the operation to be performed, the transport which is to perform that operation, the direction of motion, and the mode. Any errors are communicated to the computer through the interrupt logic. If an operation is successful, then that too is communicated back to the computer, which then takes further action. The actual information transfers are taken care of through the multi cycle data break facility under the direction of the data transfer logic.

SIZE CODE NUMBER REV
A 1 7008 0133

TITLE TC08 Specification

5. Enable the Interrupt. A 1-bit register which, when set, allows the controller to use its PI interrupt system. When reset, it disconnects DECTape from the interrupt lines. In the disconnect state none of the error conditions or DECTape flag can cause an interrupt. In no other way, however, is status B affected.

6. The ERROR Flags are flip flops which continually examine possible error conditions during the operation of the transport. Each condition is explained in Table 1-5.

7. The DECTape flag is also a single flip flop which sets, either when an operation has been successfully completed, or when it has been aborted as the result of an error.

The unit Select, Motion, Mode, Function and Enable registers are all set from the accumulator by the XOR status A IOT. The bits of Figure 1-5 indicate the accumulator bit which sets each flip flop. The two bits not shown, bit 10 and 11, clear the error flags and the DECTape flag respectively, if they are set to a zero in the AC during an XOR instruction. The complete word from 1 to 11 is known as Status A.

SIZE CODE NUMBER REV
A 1 7008 0133

TITLE TC08 Specification

Table 1 - 2

Mnemonic	Octal Code	Description
DICA	6762	Clear status register A. The DECTape control and error flags are undisturbed (D.F and I').
DTRA	6761	Read status register A. The content of status register A is read into the accumulator.
DTXA	6764	XOR status register A. The exclusive OR of the content of bits 0 through 9 of the accumulator and status A is loaded into status register A, and bits 10 and 11 of the accumulator are sampled to control clearing of the error and DECTape flags, respectively. The WC overflow flag is cleared.
DTLA	6766	Load status register A. Combines action of DICA and DTXA to load AC0-9 into status register A, and bits 10 and 11 control clearing of error and DECTape flags, respectively.
DTLB	5774	The 3 memory field bits are loaded from AC bits 6-8. The AC is cleared and the error flags are left undisturbed.
DTRB	6772	Read Status B. The AC is cleared and the content of status B is read into the accumulator.
DTDI	6771	Skip on DECTape flag. The state of the DECTape flag (DTP) is sampled. If it is set to a 1, the content of the PC is incremented by one to skip the next sequential instruction.

SIZE CODE NUMBER REV
A 1 7008 0133

TITLE TC08 Specification

TABLE 1-3 Status A-bit Assignments

Register	AC Bit	Register Bit	Octal Code	Decoding
Unit Select (USK)	0-2	0-2	000 001 010 011 100 101 110 111	Unit 0 or 8 1 2 3 4 5 6 7
Motion (MR)	3	0	0 = 1 =	Forward (FWD) Reverse (REV)
	4	1	0 = 1 =	Stop motion (STOP) Start motion (GO)
Mode	5	0	0 = 1 =	Normal Mode (NM) Continuous mode (CM)
Function (FR)	6,7,8	0,1,2	000 001 010 011 100 101 110 111	Operation Move Search Read Data Read all Write data Write all Write timing Unused (causes select error)
Enable the Interrupt (ENI)	9	0	1 =	Enable DECTape control flag (DTCF) to the program interrupt.
Error flag (EF)	10		0 = 1 =	Clear all error flags Error flags undisturbed
DECTape flag (DTF)	11		0 = 1 =	Clear DECTape flag DECTape flag undisturbed

SIZE CODE NUMBER REV
A SP TC08-0-23

TITLE TC08 Specification

Table 1 - 4

FUNCTION	OPERATION
SEARCH (Continued)	This search operation is most efficient when both modes are used in the following way: 1. The current block number is detected in normal mode. 2. The difference between it and the desired block number is computed, and the direction corrected, if necessary. 3. If the direction is reversed, read the current block again and compute the new difference, otherwise go to 4. 4. The two's complement of the difference is loaded into the word count register. 5. The function is changed to continuous mode. 6. On the next interrupt, the transport is over the desired block. The block number is in the address specified by the current address register.
READ DATA	READ DATA is used to transfer blocks of data into core memory. The standard block length is 129 12-bit words. For this and all following functions, the CA location initially must be set to (the transfer memory location - 1) because the CA location is incremented just before each word transfer. the WC location is also incremented prior to each word transfer, so must be set to the 2's complement of the number of words to be

SIZE CODE NUMBER REV
A SP TC08-0-23

TITLE TC08 Specification

Table 1 - 4 The DECTape Functions

FUNCTION	OPERATION
MOVE	The move function is used to re-wind tape. Code 000 of bits 6, 7, and 8 initiates tape motion in the selected direction, provided GO is also on. The mark track is read, but only the end of tape instruction is decoded, and of tape posts an error flag and causes an interrupt to the computer. If the tape control is unselected but not stopped, it continues to run; however, the end of tape is not detected. The state of mode is irrelevant.
SEARCH	The search function is used to search for blocks. When a block number is detected by the mark track, the three-cycle data break control transfers the number into the address specified by the current address register. The current address register is not incremented so that successive block numbers always go to the same address. The word count register is incremented, however, as each block number is passed. If the mode is set to normal, the DECTape flag is set each time a block number is detected. This causes an interrupt and the program can identify the block number. In continuous mode, no interrupt occurs until the word count register overflows.

SIZE CODE NUMBER REV
A SP TC08-0-23

TITLE TC08 Specification

Table 1-4

FUNCTION	OPERATION
READ DATA (continued)	transferred prior to the transfer. Data may be transferred in forward or reverse. Any number of words equal to or less than a block may be transferred in NM. The DTF is raised and an interrupt occurs at the end of each block. The DTF must be cleared before the beginning of the next block (i.e. 17 msec.) to avoid an erroneous timing error. When partial blocks are transferred data transmission will end with WC overflow (i.e. the word which causes the WC overflow is the last one transferred.) However, the remainder of the block is read and parity checked before the DTI and interrupt occur. Tape motion continues until the GO bit is reset to 0 by the program. If the GO bit is not reset to a 0 or a new function specified before the end of the next block, a timing error will occur. READ DATA in NM is intended primarily for single, 129-word block transfers. If any other number of words is to be transferred, it is advantageous to use CM. However, if the programmer chooses to use NM for any other number of words, the program must check for WC overflow at each interrupt because there is no other way to determine when to stop the tape or change to another function.

SIZE CODE NUMBER REV
A SP TC08-0-23

TITLE TC08 Specification

Table 1 - 4

FUNCTION	OPERATION
READ DATA (continued)	When the WC overflow occurs, it is essential that the function be changed or the GO bit set to 0. Otherwise transfer begins again (the IOT to clear the DTF implicitly specifies the same function again) at the next block (or next word for the ALL functions) since WC-00008 is valid. Any number of words may be transferred in CM. However, the DTF and an interrupt occur only once after a WC overflow and an end of block. The comments concerning tape continuation apply in CM as well as NM.
READ ALL	<p>The READ ALL function allows information to be read from unusually formatted tape; essentially reading all data tracks recorded on DECTape regardless of the mark track value. During the READ ALL function the DECTape control does not distinguish between different marks recorded on the mark track - except to check for mark track errors (MTRK).</p> <p>In normal mode (NM) the DTF is raised and causes an interrupt at the end of each 12-bit word transfer. Data transfer stops after WC overflow, but tape motion continues until GO bit is set to 0 or a new function is specified (in both NM and CM). If the DTF is not cleared after each word transfer, a timing error occurs at the end of the next word (i.e. 33 microseconds later).</p>

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-23	

TITLE TC08 Specification

Table 1 - 4

FUNCTION	OPERATION
WRITE DATA (continued)	In continuous mode, the DTF is set at the end of the block in which WC overflow occurred. Therefore, if no new function is specified, the tape continues to move but the writers are disabled, and an error will occur.
WRITE ALL	<p>All the details of the READ ALL function description apply. The WRITE ALL function is used to write an unusual format (such as block numbers on DECTape after timing and mark tracks have been recorded). The word which causes WC to overflow is the last one written in NM or CM. The tape continues to move but the writers are disabled.</p> <p>NOTE: Change of function must be delayed for 90 microseconds to insure recording of last word. Alternative method: set WC to one greater than desired number of word transfers and change function within 40 microseconds after WC overflow.</p> <p>NOTE: The WC is in location 7750 The CA is in location 7751</p>

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-23	

TITLE TC08 Specification

Table 1-4

Function	Operation
READ ALL (Continued)	For continuous mode, the DTF is raised and causes an interrupt at WC overflow only. If this interrupt is ignored no more data transfers occur but tape motion continues to EOT.
WRITE DATA	<p>The write enable switch on the TU55 or TU56 must be in write enable position for all WRITE functions. All the details of the READ DATA function description apply with the following exceptions.</p> <p>In normal mode, the DTF is set to 1 at the end of each block. If WC overflow did not occur in the block just ended and a new function is specified, the next block will be processed provided the DTF has been cleared. If WC overflow did occur in the block just ended and no new function is specified, the tape continues to move but the writers are disabled, and an error will occur. The remainder of the block is written with zeroes.</p> <p>In both CM and NM when partial blocks are written, data transfer from core to DECTape stops at WC overflow. All zeroes are written in the remaining data words of the block and the parity check character is computed over the entire block and recorded.</p>

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-23	

TITLE TC08 Specification

Table 1-5 The Error Flags

ERROR FLAG	OPERATION
ERROR FLAG	<p>Five types of errors can be detected in the use of DECTape:</p> <ul style="list-style-type: none"> Timing Error Parity Error Select Error End of Tape Mark Track Error <p>For all errors the EF is raised, a bit is set in the status register and an interrupt occurs (if the enable-to-interrupt bit has been set). The DTSF instruction skips on the inclusive OR of those error bits; hence, each status bit must be checked to determine the kind of error. For all but the parity error, the selected transport is stopped and the EF is raised at the time of the error detection. No DTF occurs. For a parity error, the GO bit remains 1 (i.e., motion continues) and the EF is raised simultaneously with the DTF in NM. Only 1 interrupt occurs; hence the program must check the EF.</p> <p>A parity error in CM raises the EF at the end of the block in which the parity error occurs causing an interrupt (if enabled). If no program action is taken, e.g. stop transport or reverse and re-read, data transfer continues and the DTF is raised and causes an interrupt at WC overflow and end of final block read.</p>

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-23	

TITLE TC08 Specification

Table 1 - 5

FLAG	
MARK TRACK ERROR BIT 1	A mark track error occurs if the DECTape control fails to recognize a legitimate mark on the mark track. The error may occur in all but the move or write timing and mark track functions. In both CM, and NM, the LF is raised, the tape transport stops and an interrupt occurs.
END OF TAPE ERROR BIT 2	An EOT error occurs when the DECTape enters either end zone with the GO bit = 1 and the forward/reverse direction bit set to continue in the same direction. In NM and CM data transfer stops at the last legitimate block, the EF is raised, the tape transport stops and an error interrupt occurs.
SELECT ERROR BIT 3	Select Error * - A select error will result under any of the following conditions: <ol style="list-style-type: none"> 1. Selection of none or more than 1 transport. 2. Attempt to write on DECTape transport with WRITE UNABLE/WRITE LOCK switch in the WRITE LOCK position. 3. Attempt to select unit for any function with DECTape transport REMOTE/OFF/LOCAL switch in the OFF or LOCAL (off-line) position. 4. Attempt to write timing and mark tracks with the DECTape control switch in any position other than write timing and mark

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-03	

TITLE TC08 Specification

1.2.2.2 The Data Transfer Section

The data transfer section (Figure 1-4) handles the flow of information between the multi cycle data channel of the computer, and the magnetic read/write heads. There are two types of information - data, and instructions from the tape which tell the controller what to do with the data. The instructions are recorded on the mark track, which feeds the window register and subsequently the data control logic. This combination looks at the mark track codes and from them determines whether the tape heads are over end zones or recording zones; and if over recording zones, where in any particular block. Meanwhile, data from the three data heads, and timing pulses from the timing track heads are feeding the data buffer and the data control logic respectively. The timing pulses are used to strobe the mark track and data track information at the proper time. Data comes into the controller in bytes of three, therefore the data buffer is basically two 6-bit shift registers.

As the data is shifted in, the longitudinal parity buffer calculates the parity of each track. When a complete block has been read, this buffer should be all ones if no error has been detected. If it is not all ones, then a parity error flag

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-03	

TITLE TC08 Specification

Table 1-5

FLAG	
SELECT ERROR (continued)	track. <ol style="list-style-type: none"> 5. Attempt to perform any function other than write timing and mark tracks with the DECTape control switch in the write timing and mark track position. 6. Attempt to execute unused function (Octal code 7). <p>*No-tape or tape-run-off-reel conditions are not detectable.</p>
PARITY ERROR	Parity Error - A parity error occurs only during the READ DATA function for a hardware computed parity check character (PCC) failure.
TIMING ERROR	Timing Error - A timing error (program malfunction) is a data miss or program failure to clear the DTF status bit. A timing error occurs also if the program switches to READ or WRITE DATA function while the DECTape is currently passing over a data area on tape.

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-03	

TITLE TC08 Specification

is raised.

During a Read operation the data buffer accumulates a complete 12-bit word, and transfers it to the DECTape buffer for temporary storage. The Data Channel flag is then raised and a multi cycle data channel break initiated. During the break, this word is transferred out of the DECTape buffer into the location specified by the current address register at location 7750. The word count at location 7751 is incremented. The computer is allowed a maximum of 33 us. to complete this operation.

If the computer has not responded in time, an error flag is raised to show the timing error.

Alternately, if a write operation is required, the TC08 requests a multi cycle data channel break. The computer transfers the word to be written into the DECTape buffer, which is then transferred into the Data Buffer at the right time. From the data buffer it is shifted out and written onto the tape. Meanwhile, the TC08 requests another word from the computer as soon as the DECTape buffer is emptied into the Data Buffer, and the TC08 is ready to write the next piece of data.

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-03	

TITLE TC08 Specification

At the end of a transfer, the word count overflows, and the DECTape flag is raised. Then a P1 to location 0 is initiated, as explained in Table 1-4.

1.2.2.3 The Formatter Section

Before a reel of DECTape can be used in a system, it must first be formatted. This involves writing the proper mark track codes, numbering the data blocks, and writing in the timing track. A program called the DECTape Formatter is available for doing this. The program specifies the Write Timing and Mark Track function and transfers the correct mark track code through the data channel into the DECTape buffer, as shown in figure 1-5. Only bits 0, 3, 6 and 9 are used. The controller switch must be on WRTM. These bits are loaded into the proper shift register of the Data Buffer, which then shifts them into the mark track write head and so to the tape. In normal mode the DECTape flag is raised after each word is transferred to the mark track. In continuous mode, the DECTape flag is raised when the Word Count overflows. Meanwhile, the timing track writer is recording clock pulses on the timing track.

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-23	

TITLE TC08 Specification




Figure 1-3 Data Transfer Section with Error Flags

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-23	

TITLE TC08 Specification

The block numbers are written in WRITE ALL mode after the mark and timing tracks have been written.

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-23	

TITLE TC08 Specification





Figure 1-4 Control Section

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-23	

TITLE TC08 Specification



SIZE	CODE	NUMBER	REV
A	57	TC08-0-23	

TITLE TC08 Specification

Table 1 - 6

INDICATOR NAME	INDICATOR FUNCTION
TIM	This flag indicates timing errors.
DTI	This lamp reflects the state of the DECTape flag. (ON indicates an operation completed).
DF	The Data Flag is set when the controller needs to transfer a data word through the three-cycle break.
WC	The Word Count flag is zeroed whenever the word count register overflows.
U+M	This is the output of the up to speed delay. When the light is on it indicates that the tape is not yet up to speed.

SIZE	CODE	NUMBER	REV
A	57	TC08-0-23	

TITLE TC08 Specification

1.3 TC08 Operator Controls and Indicators

The single switch, WRPM/NORMAL, and an array of lights are all with which the operator of the TC08 controller need concern himself. The operation of the transports is explained in their respective manuals. The TC08 switch (located on the left-hand side of the logic panel) puts the controller in write timing and mark track mode or else in normal, or every other mode, depending on the settings, SWPM or NORMAL respectively. Table 1 - 6 summarizes the function of each indicator.

Table 1 - 6 The Indicator Panel

INDICATOR NAME	INDICATOR FUNCTION
USR	The Unit Select Register which specifies which transport is to be activated.
MR	The Motion Register specifies the three possible movements of the reel.
FR	This four-bit Function Register specifies one of several possible operations in either of two modes.
ENI	Enable the interrupt when on indicates that the controller can cause a program interrupt when an error flag or the DECTape flag is set.

SIZE	CODE	NUMBER	REV
A	57	TC08-0-23	

TITLE TC08 Specification

Table 1 - 6

INDICATOR NAME	INDICATOR FUNCTION
EF	This flag is set if any one of the five following error flags come up. These conditions stop transport motion, except for the parity error of bit 4, and all cause a program interrupt if the facility is enabled.
MK	The output from the mark track instruction register is tested every time an instruction appears. If no instruction appears, this indicates that the mark track is not recorded properly and therefore an error has occurred. MK and therefore EF are set.
END	If the instruction register of the mark track decodes an end zone indicator, this flag and EF are set. A subsequent program interrupt stimulates the computer to determine the cause of the interrupt.
SE	This flag indicates select errors when control switch states and Status A function states are compared and found incongruous.
IPAR	This error occurs if the longitudinal parity buffer shows an error at the end of a block during a read data function.

SIZE	CODE	NUMBER	REV
A	57	TC08-0-23	

TITLE TC08 Specification

Table 1 - 6

INDICATOR NAME	INDICATOR FUNCTION
UTS	This Up-to-Speed flip-flop is set as soon as the tape transport reaches an acceptable speed.
W	This flag, when set, indicates that the writers are enabled.
WTM	This means the SWTM/NORMAL switch is in write timing and mark track mode (SWTM).
LPB	These six indicators reflect the state of the Longitudinal Parity Buffer.
STATE	These bits make up the state generator, a ring counter, which steps from an idle state through five other states and back to idle, as a block passes the tape heads.

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-03	

TITLE TC08 Specification

Table 1 - 6

INDICATOR NAME	INDICATOR FUNCTION
MC	These three bits represent a three-bit switched tail counter composed of bits MC00, MC01, MC02.
C0, C1	These are the flip-flops which constitute the counters of the timing generator.
DTB	These lights reflect the states of the 12-bit DECTape buffer.
WINDOW	The Window Register is a simple shift register which receives the instruction codes from the mark track and uses the codes to set the State Generator.

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-03	

TITLE TC08 Specification

Table 1 - 6

INDICATOR NAME	INDICATOR FUNCTION
BM	Block Mark is the first bit to which the state generator moves. It is set when forward block mark is in the data buffer.
RC	The Reverse Checksum state occurs when the Reverse PCC Mark cell is encountered.
D	The Data State starts with the first block that contains data (The Reverse Final Mark) and finishes when the next-to-last data block (the Prefinal Mark) passes the read heads.)
F	The Final State occurs during the last cell which contains data (the Final Mark.)
CK	The Checksum State occurs when the PCC Mark cell passes the heads. During this state, the checksum is deposited in the PCC Mark, if the TC08 is writing; it checks for a parity error, if the TC08 is in a read operation.
I	The idle state.

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-03	

TITLE TC08 Specification

1.4 Programming Examples

The following is an example of programming the TC08. The program is written in PDP-8 Assembler languages.

Problem: Find a given block, number 5. The transport number is 3.

TAG	INSTRUCTION	REMARKS
SRCH,	Ø ION CIA	/Turn on PI
	TAD 3614 DTCA DTXA JMP I SRCH	/Status A code for search, etc /Clear Status A /Load Status A /Return
Ø	ØØØØ	
1,	JMP FLAG	
FLAG	DTSA JMP + 2 JMS TAPE HLT	/Skip on flag /Error, DECTape flag was not set. Another system flag caused the PI
TAPE,	CIA JRB DCA TEMP AND 0001 SZA HLT CIA TAD TEMP AND 1000 SZA JMP ERROR JMP BLKNO	/Read Status B /Store it away /Mask for flag /Flag is on /No flag - something wrong /Return Status B /Test for error flag /Go to error subroutine /Go to subroutine to get block

SIZE	CODE	NUMBER	REV
A	SP	TC08-0-03	

TITLE TC08 Specification			
BLKNO,	CLA		
	TAD I CA	/Get block number	
	TAD 7773	/Test for block 5	
	SNA		
	JMS WRT	/This is block 5-start writin	
	CLA	/Not block 5	
	TAD 5	/Get a 5	
	CIA	/Make 2's compliment of 5	
	TAD I CA	/Add present block	
	CIA	/2's compliment it	
	DCA WC	/Put result in WC	
	CLA		
	TAD 0100	/Get next Status A	
	DTXA	/X'OR into Status A, CM	
	ION	/Turn PI	
	JMP I SRCH	/Go back to main program	

DEC FORM NO 18-1022
DRA 108

TITLE TC08 Specification			
1.6 Adjustment Procedures			
1.6.1 Delays and Clock			
1.6.1.1 The posts on the G888 reader writers should <u>not</u> be adjusted. They are pre-set in Module Production.			
1.6.1.2 Set the XSTA Dy to 5 us. This delay will be triggered by the following program:			
<u>ADDRESS</u>	<u>INSTRUCTION</u>	<u>DESCRIPTION</u>	
0000	7604	Load AC from SR	
0001	6766	Load Status A	
0002	5000	Jump to Zero	
The output of the delay is on pin D18T2. Adjust the bottom pot of the M302 in D16 so that the output signal has a positive duration of 5 microseconds.			
1.6.1.3 The Status A register can also be tested with this program. By placing the data switches to A "1", the corresponding Status A bits will be set to A "1".			
1.6.1.4 To check tape motion, set switches 0, 1, and 2 to select a transport and 3 and 4 to determine direction and motion.			
1.6.2 Setting the Clock			
1.6.2.1 The M401 clock will be enabled by the following procedure. Do not attempt to ground any signals with jumps; or modules may be destroyed. Toggle in the following program.			

DEC FORM NO 18-1022
DRA 108

TITLE TC08 Specification			
1.5 Equipment Description			
1.5.1 Hardware			
The TC08 consists of two mounting panels of M series logic, an indicator panel, and associated power supplies and controls. The logic and indicator panel are mounted in the same cabinet as the power supplies, the power control and tape transports according to the configurations described in the PDP-9 Installation Manual.			
1.5.2 Environmental Requirements			
The DECTape system is designed to operate in a temperature range from 65 F (18 C) to 90 F (35 C) at a relative humidity of 10% to 55% with no condensation. The air should be free of dust and corrosive pollutants.			
1.5.3 Power Requirements			
Table 1-7 lists the primary power requirements for a DECTape system.			
Table 1-7 DECTape Power Requirements			
Configuration (no. of Transports) TUS6	No. of Cabinets	AC	Dissipation
		Current (Amps)	Heat BTU/HR (max)
1	1	4	1,516.6 446
2	1	7	2,706.6 796
3	1	10	3,896.6 1,146
4	2	13	5,086.6 1,496

DEC FORM NO 18-1022
DRA 108

TITLE TC08 Specification			
<u>ADDRESS</u>	<u>INSTRUCTION</u>	<u>DESCRIPTION</u>	
0000	7604	Load AC from SR	
0001	6762	Clear Status A	
0002	6767	XOR Status A	
0003	7200	Clear AC	
0004	5002	Jump to 2	
Remove the tape from the transport and place it on line write enable. Turn the switch WRTM/NORMAL to WRTM. Set the data switches 4, 5, 6 and 7 to a one (1); hit Load Address and start. A WRTM function will be executed on unit eight (8), and the clock will run.			
The output of the clock is on pin D15D2. Adjust the pot on the M401 in D15 so that the pulse repetition rate at this pin is 8.33 microseconds.			
1.6.3 The Unit or Motion Delay			
1.6.3.1 Load the DECTape basic exerciser and run test zero (0) to make the tape rock.			
1.6.3.2 The output of the U + M Dy is on pin D14K1. Adjust the top pot on the M307 in D14 so that a positive signal with a positive duration of 120 milliseconds appears on this pin.			
1.6.4 The Rate Delay			
1.6.4.1 The output of the SP Dy is on pin D14H2. Adjust the bottom pot on the M307 and D14 for a positive signal with a duration of 70 microseconds on this pin.			
1.6.5 Cross Talk Delays			
1.6.5.1 The output of TP0 XTJK Dy is at pin A14F2. Adjust the top pot of the M302 in slot A14 so that this pin gives a positive signal with a duration of 10 microseconds.			

DEC FORM NO 18-1022
DRA 108

TITLE TC08 Specification

1.6.5.2 The TPL XTLK Dy output is at pin A14T2. Adjust the bottom pot of the M302 in location A14 so that this pin gives a positive signal with a duration of 10 microseconds.

1.7 Summary of Statistics

The following tables summarize the errors, functions, flags and critical timing specifications of a DECTape system.

Table 1-8 Summary of Errors

FUNCTION	ERROR (IN NORMAL OR CONTINUOUS MODE)
Move	Select Error EOT*
Search	Select Error EOT* Timing Error MK TRK Error
Read Data	Select Error EOT* Timing Error Parity Error MK TRK Error
Read All	Select Error EOT* Timing Error MK TRK Error
Write Data	Select Error EOT* Timing Error MK TRK Error

*End of Tape

SIZE CODE NUMBER REV
A 1 7 TC08 0-1 1

TITLE TC08 Specification

Table 1-9 Summary of Functions

FUNCTION	NORMAL MODE (NM)	CONTINUOUS MODE (CM)
0. Move	DTF: No Interrupt CA*: Ignored WC**: Ignored	Same as NM
1. Search	DTF: Interrupt at each block mark CA: No incremented WC: Incremented at each block mark	DTF: Interrupt at each block mark if WC has overflowed CA: Not incremented WA: Incremented at each block mark
2. Read Data	DTF: Interrupt at end of each block CA: Incremented at each word transfer WC: Incremented at each word transfer	DTF: Interrupt at end of block if WC has overflowed. CA: Incremented at each word transfer WC: Incremented at each word transfer.
3. Read All	DTF: Interrupt at each word transfer CA: Incremented at each word transfer	DTF: Interrupt at WC overflow CA: incremented at each word transfer.

SIZE CODE NUMBER REV
A 1 7 TC08 0-1 1

TITLE TC08 Specification

Table 1-8

FUNCTION	ERROR (IN NORMAL OR CONTINUOUS MODE)
Write All	Select Error EOT* Timing Error MK TRK Error
Write Timing & Mark Tracks	Select Error Timing Error

*End of tape

SIZE CODE NUMBER REV
A 1 7 TC08 0-1 1

TITLE TC08 Specification

Table 1-9

FUNCTION	NORMAL MODE (NM)	CONTINUOUS MODE (CM)
	WC: Incremented at each word transfer	WC: Incremented at each word transfer
4. Write Data	Same as 2.	Same as Read Data
5. Write All	Same as 3.	Same as Read All
6. Write Timing & Mark Tracks	Same as 3.	Same as Read All
7. Unused***		

*Current Address (CA) is in location 77^1
**Word Count (WC) is in location 77^0
***If used by mistake, the control gives a Select Error (SE)

SIZE CODE NUMBER REV
A 1 7 TC08 0-1 1

TITLE TC08 Specification

Table 1 - 10 Summary of Timing

OPERATION	TIME
Time to answer data channel request	Up to 33 microseconds
Word Transfer Rate	1 12-bit word every 133 microseconds
Block Transfer Rate	1 129 Block every 25 milliseconds
Start Time	375 milliseconds ($\pm 20\%$)
Stop Time	375 milliseconds ($\pm 20\%$)
Turn Around Time	375 milliseconds ($\pm 20\%$)
Search - Read Data Function change for present block	Up to 400 microseconds
Search - Write Data Function change for present block	Up to 400 microseconds
Read - Search Function change for next block number	Up to 1000 microseconds
Write - Search Function change for next block number	Up to 1000 microseconds

SIZE	CODE	NUMBER	REV
A	57	TC08-10	

SHEET 49 OF 50

TITLE TC08 Specification

Table 1-10

OPERATION	TIME
DTF to beginning of next data block	1.7 milliseconds
DTF Occurrence:	
Move: NM, CM	Never
Search: NI	
Read Data: NM	Every 54 milliseconds
Write Data: NM	
Search: CM	(WC) X53 milliseconds
Read Data: CM	(No. of blocks)
Write Data: CM	X53 milliseconds
Read All: NM	
Write All: NM	Every 33 microseconds
Write Timing & Mark Tracks: NM	
Read All: CM	
Write All: CM	(WC) 33 microseconds
Write Timing & Mark Tracks: CM	

SIZE	CODE	NUMBER	REV
A		TC08-10	


SHEET 50 OF 50

This drawing and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without express permission.

NOTES:


1. H722 STEP DOWN TRANSFORMER USED ON 230 VAC SYSTEMS, ONLY.
2. 716 INDICATOR POWER SUPPLY MOUNTS ON LEFT SIDE, AS VIEWED FROM FRONT.

FRONT VIEW




3 OR LESS
TU56'S IN SYSTEM

716 P.S.
(SEE
NOTE 2)



REAR OF CABINET
EITHER SYSTEM

FRONT VIEW



4 TU56'S
IN SYSTEM

REVISIONS	CHG NO	BY	DATE
1	1	LD	10-1-71
2	2	LD	10-1-71
3	3	LD	10-1-71
4	4	LD	10-1-71
5	5	LD	10-1-71
6	6	LD	10-1-71
7	7	LD	10-1-71
8	8	LD	10-1-71

FIRST USED ON OPTION MODEL	QTY	DESCRIPTION	PART NO	ITEM NO
-078				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES TOLERANCES		DRN DATE 2-1-71	PARTS LIST	
DECIMALS ANGLES		CHK D DATE 2-2	digital EQUIPMENT CORPORATION	
X.XX - .005		ENG DATE 2-1-71	100 MASSACHUSETTS	
.XX - .02		PRCJ ENG DATE 1-1-71	TITLE	
.X - .1		PROD DATE 2-3	DETAPE CABINET	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY		NEXT HIGHER ASSY	LAYOUT (TU56)	
MATERIAL	FINISH	SCALE	SIZE CODE	NUMBER
+	+	+	D	078-2-24
SHEET OF 1		DIST		REV

DRAWING NO. 078-2-24